Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
86f4f2fb34aa4a25f79ebca59b3cd6eea3e89c72
/
.
/
src
/
cpu
/
intel
/
socket_m
/
Kconfig
blob: 2e653e97c1547ea150d880bad519d179704fc502 [
file
] [
log
] [
blame
]
config CPU_INTEL_SOCKET_M
bool
select
CPU_INTEL_MODEL_6EX
select
CPU_INTEL_MODEL_6FX
if
CPU_INTEL_SOCKET_M
config DCACHE_RAM_BASE
hex
default
0xfefc0000
config DCACHE_RAM_SIZE
hex
default
0x8000
config DCACHE_BSP_STACK_SIZE
hex
default
0x2000
endif