Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
806fa2463f16d32f98cff6437576a5efe2874ece
/
.
/
src
/
soc
/
intel
/
braswell
/
romstage
/
Makefile.inc
blob: c3ed415dcc945114d13457dfba55810d82ac2e5b [
file
] [
log
] [
blame
]
romstage
-
y
+=
early_spi
.
c
romstage
-
y
+=
pmc
.
c
romstage
-
y
+=
romstage
.
c