Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
8065c6d7295418b952a70313c00b791c7c934d56
/
.
/
src
/
mainboard
/
system76
/
gaze16
/
variants
/
3050
/
romstage.c
blob: aa9f34f7ad1619f5afd8264b61354f8dd96552aa [
file
] [
log
] [
blame
]
/* SPDX-License-Identifier: GPL-2.0-only */
#include
"../../variant.h"
void
variant_memory_init_params
(
FSPM_UPD
*
mupd
)
{
// Enable M.2 PCIE 4.0 and PEG2
mupd
->
FspmConfig
.
CpuPcieRpEnableMask
=
0x5
;
}