Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
7e3c1ced40e83e0a266cde519eea49eab4709807
/
.
/
src
/
soc
/
amd
/
common
/
block
/
stb
/
Makefile.inc
blob: 5ce9c4b22850dc66a12cdea89d6c0c34b981e3af [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOC_AMD_COMMON_BLOCK_STB
),
y
)
bootblock
-
y
+=
stb
.
c
romstage
-
y
+=
stb
.
c
ramstage
-
y
+=
stb
.
c
endif
# CONFIG_SOC_AMD_COMMON_BLOCK_STB