Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
77133afe3142096cc7ea7755bfc727f59f2282f9
/
.
/
src
/
southbridge
/
amd
/
rs780
/
Makefile.inc
blob: b02f45bdaed618ad884982c8029ce8e8e6690fcb [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOUTHBRIDGE_AMD_RS780
),
y
)
ramstage
-
y
+=
rs780
.
c
ramstage
-
y
+=
cmn
.
c
ramstage
-
y
+=
pcie
.
c
ramstage
-
y
+=
ht
.
c
ramstage
-
y
+=
gfx
.
c
endif