Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
77133afe3142096cc7ea7755bfc727f59f2282f9
/
.
/
src
/
cpu
/
x86
/
lapic
/
Makefile.inc
blob: 1deec3f25fa94b9182ae8f8008184c3127abd1b9 [
file
] [
log
] [
blame
]
ramstage
-
y
+=
lapic
.
c
ramstage
-
y
+=
lapic_cpu_init
.
c
ramstage
-
y
+=
secondary
.
S
romstage
-
$
(
CONFIG_UDELAY_LAPIC
)
+=
apic_timer
.
c
ramstage
-
$
(
CONFIG_UDELAY_LAPIC
)
+=
apic_timer
.
c
verstage
-
y
+=
boot_cpu
.
c
romstage
-
y
+=
boot_cpu
.
c
ramstage
-
y
+=
boot_cpu
.
c