Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
77133afe3142096cc7ea7755bfc727f59f2282f9
/
.
/
src
/
cpu
/
via
/
c7
/
Makefile.inc
blob: 8c13d91a923b53589df9b20225ce42f57bb13a4b [
file
] [
log
] [
blame
]
subdirs
-
y
+=
../../
x86
/
tsc
subdirs
-
y
+=
../../
x86
/
mtrr
subdirs
-
y
+=
../../
x86
/
lapic
subdirs
-
y
+=
../../
x86
/
cache
subdirs
-
y
+=
../../
x86
/
smm
subdirs
-
y
+=
../../
intel
/
microcode
ramstage
-
y
+=
c7_init
.
c
cpu_incs
-
y
+=
$
(
src
)/
cpu
/
via
/
car
/
cache_as_ram
.
inc