| /*;******************************************************************************** |
| ; |
| ; Copyright 2011 ADVANCED MICRO DEVICES, INC. All Rights Reserved. |
| ; |
| ; AMD is granting you permission to use this software (the Materials) |
| ; pursuant to the terms and conditions of your Software License Agreement |
| ; with AMD. This header does *NOT* give you permission to use the Materials |
| ; or any rights under AMD's intellectual property. Your use of any portion |
| ; of these Materials shall constitute your acceptance of those terms and |
| ; conditions. If you do not agree to the terms and conditions of the Software |
| ; License Agreement, please do not use any portion of these Materials. |
| ; |
| ; CONFIDENTIALITY: The Materials and all other information, identified as |
| ; confidential and provided to you by AMD shall be kept confidential in |
| ; accordance with the terms and conditions of the Software License Agreement. |
| ; |
| ; LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION |
| ; PROVIDED TO YOU BY AMD ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED |
| ; WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF |
| ; MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE, |
| ; OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE. |
| ; IN NO EVENT SHALL AMD OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER |
| ; (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS |
| ; INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF AMD'S NEGLIGENCE, |
| ; GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER |
| ; RELATED INFORMATION PROVIDED TO YOU BY AMD, EVEN IF AMD HAS BEEN ADVISED OF |
| ; THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE |
| ; EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES, |
| ; THE ABOVE LIMITATION MAY NOT APPLY TO YOU. |
| ; |
| ; AMD does not assume any responsibility for any errors which may appear in |
| ; the Materials or any other related information provided to you by AMD, or |
| ; result from use of the Materials or any related information. |
| ; |
| ; You agree that you will not reverse engineer or decompile the Materials. |
| ; |
| ; NO SUPPORT OBLIGATION: AMD is not obligated to furnish, support, or make any |
| ; further information, software, technical information, know-how, or show-how |
| ; available to you. Additionally, AMD retains the right to modify the |
| ; Materials at any time, without notice, and is not obligated to provide such |
| ; modified Materials to you. |
| ; |
| ; U.S. GOVERNMENT RESTRICTED RIGHTS: The Materials are provided with |
| ; "RESTRICTED RIGHTS." Use, duplication, or disclosure by the Government is |
| ; subject to the restrictions as set forth in FAR 52.227-14 and |
| ; DFAR252.227-7013, et seq., or its successor. Use of the Materials by the |
| ; Government constitutes acknowledgement of AMD's proprietary rights in them. |
| ; |
| ; EXPORT ASSURANCE: You agree and certify that neither the Materials, nor any |
| ; direct product thereof will be exported directly or indirectly, into any |
| ; country prohibited by the United States Export Administration Act and the |
| ; regulations thereunder, without the required authorization from the U.S. |
| ; government nor will be used for any purpose prohibited by the same. |
| ;*********************************************************************************/ |
| |
| #define BIOS_SIZE 0x04 //04 - 1MB |
| #define LEGACY_FREE 0x00 |
| #if CONFIG_ONBOARD_USB30 == 0 |
| #define XHCI_SUPPORT 0x01 |
| #endif |
| |
| //#define ACPI_SLEEP_TRAP 0x01 // No sleep trap smi support in coreboot. |
| //#define SPREAD_SPECTRUM_EPROM_LOAD 0x01 |
| |
| /** |
| * Module Specific Defines for platform BIOS |
| * |
| */ |
| |
| /** |
| * PCIEX_BASE_ADDRESS - Define PCIE base address |
| * |
| * @param[Option] MOVE_PCIEBAR_TO_F0000000 Set PCIe base address to 0xF7000000 |
| */ |
| #ifdef MOVE_PCIEBAR_TO_F0000000 |
| #define PCIEX_BASE_ADDRESS 0xF7000000 |
| #else |
| #define PCIEX_BASE_ADDRESS 0xE0000000 |
| #endif |
| |
| /** |
| * SMBUS0_BASE_ADDRESS - Smbus base address |
| * |
| */ |
| #ifndef SMBUS0_BASE_ADDRESS |
| #define SMBUS0_BASE_ADDRESS 0xB00 |
| #endif |
| |
| /** |
| * SMBUS1_BASE_ADDRESS - Smbus1 (ASF) base address |
| * |
| */ |
| #ifndef SMBUS1_BASE_ADDRESS |
| #define SMBUS1_BASE_ADDRESS 0xB20 |
| #endif |
| |
| /** |
| * SIO_PME_BASE_ADDRESS - Super IO PME base address |
| * |
| */ |
| #ifndef SIO_PME_BASE_ADDRESS |
| #define SIO_PME_BASE_ADDRESS 0xE00 |
| #endif |
| |
| /** |
| * SPI_BASE_ADDRESS - SPI controller (ROM) base address |
| * |
| */ |
| #ifndef SPI_BASE_ADDRESS |
| #define SPI_BASE_ADDRESS 0xFEC10000 |
| #endif |
| |
| /** |
| * WATCHDOG_TIMER_BASE_ADDRESS - WATCHDOG timer base address |
| * |
| */ |
| #ifndef WATCHDOG_TIMER_BASE_ADDRESS |
| #define WATCHDOG_TIMER_BASE_ADDRESS 0xFEC000F0 // Watchdog Timer Base Address |
| #endif |
| |
| /** |
| * HPET_BASE_ADDRESS - HPET base address |
| * |
| */ |
| #ifndef HPET_BASE_ADDRESS |
| #define HPET_BASE_ADDRESS 0xFED00000 // HPET Base address |
| #endif |
| |
| /** |
| * ALT_ADDR_400 - For some BIOS codebases which use 0x400 as ACPI base address |
| * |
| */ |
| #ifdef ALT_ADDR_400 |
| #define ACPI_BLK_BASE 0x400 |
| #else |
| #define ACPI_BLK_BASE 0x800 |
| #endif |
| |
| #define PM1_STATUS_OFFSET 0x00 |
| #define PM1_ENABLE_OFFSET 0x02 |
| #define PM1_CONTROL_OFFSET 0x04 |
| #define PM_TIMER_OFFSET 0x08 |
| #define CPU_CONTROL_OFFSET 0x10 |
| #define EVENT_STATUS_OFFSET 0x20 |
| #define EVENT_ENABLE_OFFSET 0x24 |
| |
| /** |
| * PM1_EVT_BLK_ADDRESS - ACPI power management Event Block base address |
| * |
| */ |
| #define PM1_EVT_BLK_ADDRESS ACPI_BLK_BASE + PM1_STATUS_OFFSET // AcpiPm1EvtBlkAddr |
| |
| /** |
| * PM1_CNT_BLK_ADDRESS - ACPI power management Control block base address |
| * |
| */ |
| #define PM1_CNT_BLK_ADDRESS ACPI_BLK_BASE + PM1_CONTROL_OFFSET // AcpiPm1CntBlkAddr |
| |
| /** |
| * PM1_TMR_BLK_ADDRESS - ACPI power management Timer block base address |
| * |
| */ |
| #define PM1_TMR_BLK_ADDRESS ACPI_BLK_BASE + PM_TIMER_OFFSET // AcpiPmTmrBlkAddr |
| |
| /** |
| * CPU_CNT_BLK_ADDRESS - ACPI power management CPU Control block base address |
| * |
| */ |
| #define CPU_CNT_BLK_ADDRESS ACPI_BLK_BASE + CPU_CONTROL_OFFSET // CpuControlBlkAddr |
| |
| /** |
| * GPE0_BLK_ADDRESS - ACPI power management General Purpose Event block base address |
| * |
| */ |
| #define GPE0_BLK_ADDRESS ACPI_BLK_BASE + EVENT_STATUS_OFFSET // AcpiGpe0BlkAddr |
| |
| /** |
| * SMI_CMD_PORT - ACPI SMI Command block base address |
| * |
| */ |
| #define SMI_CMD_PORT 0xB0 // SmiCmdPortAddr |
| |
| /** |
| * ACPI_PMA_CNT_BLK_ADDRESS - ACPI power management additional control block base address |
| * |
| */ |
| #define ACPI_PMA_CNT_BLK_ADDRESS 0xFE00 // AcpiPmaCntBlkAddr |
| |
| /** |
| * SATA_IDE_MODE_SSID - Sata controller IDE mode SSID. |
| * Define value for SSID while SATA controller set to IDE mode. |
| */ |
| #define SATA_IDE_MODE_SSID 0x78001022 |
| /** |
| * SATA_RAID_MODE_SSID - Sata controller RAID mode SSID. |
| * Define value for SSID while SATA controller set to RAID mode. |
| */ |
| #define SATA_RAID_MODE_SSID 0x78021022 |
| |
| /** |
| * SATA_RAID5_MODE_SSID - Sata controller RAID5 mode SSID. |
| * Define value for SSID while SATA controller set to RAID5 mode. |
| */ |
| #define SATA_RAID5_MODE_SSID 0x78031022 |
| |
| /** |
| * SATA_AHCI_MODE_SSID - Sata controller AHCI mode SSID. |
| * Define value for SSID while SATA controller set to AHCI mode. |
| */ |
| #define SATA_AHCI_SSID 0x78011022 |
| |
| /** |
| * OHCI_SSID - All SB OHCI controllers SSID value. |
| * |
| */ |
| #define OHCI_SSID 0x78071022 |
| |
| /** |
| * EHCI_SSID - All SB EHCI controllers SSID value. |
| * |
| */ |
| #define EHCI_SSID 0x78081022 |
| |
| /** |
| * OHCI4_SSID - OHCI (USB 1.1 mode *HW force) controllers SSID value. |
| * |
| */ |
| #define OHCI4_SSID 0x78091022 |
| |
| /** |
| * SMBUS_SSID - Smbus controller (South Bridge device 0x14 function 0) SSID value. |
| * |
| */ |
| #define SMBUS_SSID 0x780B1022 |
| |
| /** |
| * IDE_SSID - SATA IDE controller (South Bridge device 0x14 function 1) SSID value. |
| * |
| */ |
| #define IDE_SSID 0x780C1022 |
| |
| /** |
| * AZALIA_SSID - AZALIA controller (South Bridge device 0x14 function 2) SSID value. |
| * |
| */ |
| #define AZALIA_SSID 0x780D1022 |
| |
| /** |
| * LPC_SSID - LPC controller (South Bridge device 0x14 function 3) SSID value. |
| * |
| */ |
| #define LPC_SSID 0x780E1022 |
| |
| /** |
| * PCIB_SSID - PCIB controller (South Bridge device 0x14 function 4) SSID value. |
| * |
| */ |
| #define PCIB_SSID 0x780F1022 |
| |