Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
746d4afbedd2ca5c8fff848ac3af66ce27ca9d72
/
.
/
src
/
device
/
dram
/
Makefile.inc
blob: c982ef49e87f31cce079e1b0b00d49f4d4aa49d1 [
file
] [
log
] [
blame
]
romstage
-
y
+=
ddr3
.
c ddr2
.
c