Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
717b6e3151b6ea42aaa4b1ab2a708e143d098878
/
.
/
src
/
northbridge
/
intel
/
e7505
/
Makefile.inc
blob: 57c870fde470dce06e7e7ee9b69b53622a9192b2 [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_NORTHBRIDGE_INTEL_E7505
),
y
)
ramstage
-
y
+=
northbridge
.
c
ramstage
-
y
+=
memmap
.
c
romstage
-
y
+=
raminit
.
c
romstage
-
y
+=
debug
.
c
romstage
-
y
+=
memmap
.
c
endif