Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
6dadf7f4823a93a20d8ac7b24f93beea78f69c09
/
.
/
src
/
soc
/
amd
/
genoa
/
Makefile.inc
blob: 01b1965b0448a63d60c283f11bd3744bd620583e [
file
] [
log
] [
blame
]
## SPDX-License-Identifier: GPL-2.0-only
ifeq
(
$
(
CONFIG_SOC_AMD_GENOA
),
y
)
bootblock
-
y
+=
early_fch
.
c
romstage
-
y
+=
romstage
.
c
ramstage
-
y
+=
chip
.
c
ramstage
-
y
+=
timer
.
c
CPPFLAGS_common
+=
-
I$
(
src
)/
soc
/
amd
/
genoa
/
include
endif