Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
67c73110e96ec6f1ec90c12f1ed6aac95107e896
/
.
/
src
/
device
/
dram
/
Makefile.inc
blob: f397a534f296a7d72d4dad62f88c34b23c7d52d4 [
file
] [
log
] [
blame
]
romstage
-
y
+=
ddr4
.
c ddr3
.
c ddr2
.
c ddr_common
.
c