Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
5910aa88a775bf37ebe445fa89c34389add000b6
/
.
/
src
/
soc
/
intel
/
common
/
Makefile.inc
blob: 0c39d8034002b752608ac411817d50231905ef46 [
file
] [
log
] [
blame
]
ramstage
-
y
+=
hda_verb
.
c
ramstage
-
$
(
CONFIG_CACHE_MRC_SETTINGS
)
+=
nvm
.
c
ramstage
-
$
(
CONFIG_CACHE_MRC_SETTINGS
)
+=
mrc_cache
.
c
romstage
-
$
(
CONFIG_CACHE_MRC_SETTINGS
)
+=
mrc_cache
.
c