Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
56e2d7d21aeffb75af34606bc034ee4fed560775
/
.
/
src
/
soc
/
intel
/
skylake
/
romstage
/
Makefile.inc
blob: e929ebaf177688d014e043de92e919edcb88bf94 [
file
] [
log
] [
blame
]
romstage
-
$
(
CONFIG_PLATFORM_USES_FSP1_1
)
+=
../../../../
cpu
/
intel
/
car
/
romstage
.
c
romstage
-
$
(
CONFIG_PLATFORM_USES_FSP1_1
)
+=
romstage
.
c
romstage
-
$
(
CONFIG_PLATFORM_USES_FSP2_0
)
+=
romstage_fsp20
.
c
romstage
-
y
+=
systemagent
.
c