Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
4e9bb3308e811000eb089be6b03658e4cb9a4717
/
.
/
src
/
soc
/
intel
/
common
/
block
/
chip
/
Makefile.inc
blob: 425d5a24c8ca8420e212f6c543deca7caba59f37 [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_CHIP_CONFIG
),
y
)
bootblock
-
y
+=
chip
.
c
romstage
-
y
+=
chip
.
c
verstage
-
y
+=
chip
.
c
ramstage
-
y
+=
chip
.
c
smm
-
y
+=
chip
.
c
postcar
-
y
+=
chip
.
c
endif