Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
4e9bb3308e811000eb089be6b03658e4cb9a4717
/
.
/
src
/
soc
/
intel
/
braswell
/
romstage
/
Makefile.inc
blob: d405133110a7840fd33755af4d15fb784d68c760 [
file
] [
log
] [
blame
]
romstage
-
y
+=
../../../../
cpu
/
intel
/
car
/
romstage
.
c
romstage
-
y
+=
romstage
.
c