Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
44985ae75712fd5b281ca34dc1ff185e9e77a0c2
/
.
/
src
/
cpu
/
x86
/
tsc
/
Makefile.inc
blob: 978d7fab1876c0a7d2b1f2de032be154ea29b6f0 [
file
] [
log
] [
blame
]
bootblock
-
y
+=
delay_tsc
.
c
ramstage
-
y
+=
delay_tsc
.
c
romstage
-
y
+=
delay_tsc
.
c
verstage_x86
-
y
+=
delay_tsc
.
c
postcar
-
y
+=
delay_tsc
.
c
smm
-
y
+=
delay_tsc
.
c