Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
43b7f416783ccc98952a4eb5f9274907442b03e5
/
.
/
src
/
soc
/
intel
/
common
/
block
/
i2c
/
Makefile.inc
blob: db26538b1af4d15c2a2bdf230aabc2b2875dcf80 [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_I2C
),
y
)
bootblock
-
y
+=
i2c
.
c
romstage
-
y
+=
i2c
.
c
verstage
-
y
+=
i2c
.
c
postcar
-
y
+=
i2c
.
c
ramstage
-
y
+=
i2c
.
c
endif