Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
43b7f416783ccc98952a4eb5f9274907442b03e5
/
.
/
src
/
mainboard
/
siemens
/
mc_apl1
/
variants
/
baseboard
/
Makefile.inc
blob: e553581dd505d084330bdba24eb3debe50a40d2d [
file
] [
log
] [
blame
]
romstage
-
y
+=
memory
.
c