Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
41220cd2453b232759aeb7aa7694e9139ede7a50
/
.
/
src
/
soc
/
amd
/
common
/
block
/
s3
/
Makefile.inc
blob: 03395eca9ccd707c163d5c159efea92cf2f93c41 [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOC_AMD_COMMON_BLOCK_S3
),
y
)
romstage
-
y
+=
s3_resume
.
c
ramstage
-
y
+=
s3_resume
.
c
endif
# CONFIG_SOC_AMD_COMMON_BLOCK_S3