Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
40cb3fe94dacfba0b146aae2be9c03c0a0ddb691
/
.
/
src
/
cpu
/
intel
/
model_6xx
/
Makefile.inc
blob: b2f87abfbfae3aca15d89335599407de074c4564 [
file
] [
log
] [
blame
]
ramstage
-
y
+=
model_6xx_init
.
c
cpu_microcode_bins
+=
$
(
wildcard
3rdparty
/
intel
-
microcode
/
intel
-
ucode
/
06
-
06
-*)