Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
3ed903fda9cb9b7237067f301d1efdb297a05a24
/
.
/
src
/
soc
/
intel
/
xeon_sp
/
spr
tree: 74b1f8985207335efde549c0ed314fbc40f62212 [
path history
]
[
tgz
]
include/
chip.c
chip.h
chipset.cb
cpu.c
crashlog.c
ddr.c
hob_display.c
Kconfig
Makefile.inc
numa.c
ramstage.c
reset.c
romstage.c
soc_util.c
upd_display.c
xhci.c