Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
3dbea29ee65c99ae09690765f20869b46464e66a
/
.
/
src
/
soc
/
intel
/
braswell
/
romstage
/
Makefile.inc
blob: 4149d2263a7d222e8bc0d7af18bea7b99c4b065f [
file
] [
log
] [
blame
]
romstage
-
y
+=
early_spi
.
c
romstage
-
y
+=
pmc
.
c
romstage
-
y
+=
romstage
.
c