Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
3d802535cbf222d403e0d7d5cc6632546333a4c4
/
.
/
src
/
soc
/
intel
/
xeon_sp
/
include
/
soc
/
pch.h
blob: 0be14ae9669a7986d4042e003847bc990f4ee071 [
file
] [
log
] [
blame
]
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef
_SOC_PCH_H_
#define
_SOC_PCH_H_
#include
<device/device.h>
#if ENV_RAMSTAGE
void
pch_disable_devfn
(
struct
device
*
dev
);
#endif
void
override_hpet_ioapic_bdf
(
void
);
#endif
/* _SOC_PCH_H_ */