Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
36d50f8050d18631ef28a9af6760a2fa5d23de63
/
.
/
src
/
soc
/
amd
/
common
/
fsp
/
Makefile.inc
blob: ff25eba387112b14551dc4ce72f18f2943210b71 [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_PLATFORM_USES_FSP2_0
),
y
)
romstage
-
y
+=
fsp_reset
.
c
ramstage
-
y
+=
fsp_reset
.
c
ramstage
-
$
(
CONFIG_HAVE_ACPI_TABLES
)
+=
fsp
-
acpi
.
c
subdirs
-
y
+=
.
/*
endif # CONFIG_PLATFORM_USES_FSP2_0