Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
3332f33009c41f36b6db9d691eb3ea506ea2e4e4
/
.
/
src
/
soc
/
ucb
/
riscv
/
Kconfig
blob: 744edffa1b7cf3ec971c7b5438623773888d74e1 [
file
] [
log
] [
blame
]
config SOC_UCB_RISCV
select
ARCH_RISCV
select
ARCH_BOOTBLOCK_RISCV
select
ARCH_VERSTAGE_RISCV
select
ARCH_ROMSTAGE_RISCV
select
ARCH_RAMSTAGE_RISCV
bool
default
n
if
SOC_UCB_RISCV
endif