Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
3303b3684b9a8e5b5863a5e4bf4641029fe65a2c
/
.
/
src
/
mainboard
/
google
/
brya
/
variants
/
trulo
/
overridetree.cb
blob: 9285c3304305743837068c32ddaa2ad1b9455043 [
file
] [
log
] [
blame
]
chip soc
/
intel
/
alderlake
register
"usb3_ports[0]"
=
"USB3_PORT_DEFAULT(OC1)"
# USB3/2 Type A port A0
register
"usb3_ports[1]"
=
"USB3_PORT_DEFAULT(OC2)"
# USB3/2 Type A port A1
device domain
0
on
end
end