Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
27d6299d51744bda549b7764b8fde909ad812e33
/
.
/
src
/
soc
/
intel
/
common
/
block
/
xhci
/
Makefile.inc
blob: 831992ad165b19fa01e77140d7e4afaf07f75157 [
file
] [
log
] [
blame
]
ramstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI
)
+=
xhci
.
c
ramstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG
)
+=
elog
.
c
smm
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI
)
+=
xhci
.
c
smm
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG
)
+=
elog
.
c