Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
27d6299d51744bda549b7764b8fde909ad812e33
/
.
/
src
/
soc
/
intel
/
common
/
block
/
itss
/
Makefile.inc
blob: bc0e97a2f9055406f5013788ea61f50a02a8e838 [
file
] [
log
] [
blame
]
bootblock
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_ITSS
)
+=
itss
.
c
romstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_ITSS
)
+=
itss
.
c
ramstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_ITSS
)
+=
itss
.
c