Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
245adcab13ad47af7419c4ff84c8196a26c025c7
/
.
/
src
/
soc
/
amd
/
common
/
fsp
/
Makefile.inc
blob: 3ba6ea5b4a736b59ed50ba5d2286cca48343929b [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_PLATFORM_USES_FSP2_0
),
y
)
romstage
-
y
+=
fsp_reset
.
c
ramstage
-
y
+=
fsp_reset
.
c
ramstage
-
$
(
CONFIG_HAVE_ACPI_TABLES
)
+=
fsp
-
acpi
.
c
endif
# CONFIG_PLATFORM_USES_FSP2_0