Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
1e24bf3f719f82c16fd577e87900e1aa0fd6605b
/
.
/
src
/
drivers
/
spi
/
tpm
/
Makefile.inc
blob: 7d1b390f08cf9fa0f0bb2bb1d0fb0dae039a36fc [
file
] [
log
] [
blame
]
verstage
-
$
(
CONFIG_SPI_TPM
)
+=
tis
.
c tpm
.
c
ifneq
(
$
(
CONFIG_CHROMEOS
),
y
)
bootblock
-
$
(
CONFIG_SPI_TPM
)
+=
tis
.
c tpm
.
c
romstage
-
$
(
CONFIG_SPI_TPM
)
+=
tis
.
c tpm
.
c
ramstage
-
$
(
CONFIG_SPI_TPM
)
+=
tis
.
c tpm
.
c
endif