Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
1b25422215279191da7f71840da7214fbcb22b9c
/
.
/
src
/
soc
/
ucb
/
riscv
/
Makefile.inc
blob: 08fa740a2e0d83567aa22d7fcd29bbc773cdb41e [
file
] [
log
] [
blame
]
## SPDX-License-Identifier: GPL-2.0-only
ifeq
(
$
(
CONFIG_SOC_UCB_RISCV
),
y
)
romstage
-
y
+=
cbmem
.
c
ramstage
-
y
+=
cbmem
.
c
ramstage
-
y
+=
chip
.
c
endif