| /* |
| * This file is part of the coreboot project. |
| * |
| * This program is free software; you can redistribute it and/or modify |
| * it under the terms of the GNU General Public License as published by |
| * the Free Software Foundation; version 2 of the License. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| */ |
| |
| #include <arch/io.h> |
| #include <bootblock_common.h> |
| #include <southbridge/intel/i82801ix/i82801ix.h> |
| |
| /* Just define these here, there is no gm35.h file to include. */ |
| #define D0F0_PCIEXBAR_LO 0x60 |
| #define D0F0_PCIEXBAR_HI 0x64 |
| |
| static void bootblock_northbridge_init(void) |
| { |
| uint32_t reg; |
| |
| /* |
| * The "io" variant of the config access is explicitly used to |
| * setup the PCIEXBAR because CONFIG_MMCONF_SUPPORT is set to |
| * to true. That way all subsequent non-explicit config accesses use |
| * MCFG. This code also assumes that bootblock_northbridge_init() is |
| * the first thing called in the non-asm boot block code. The final |
| * assumption is that no assembly code is using the |
| * CONFIG_MMCONF_SUPPORT option to do PCI config acceses. |
| * |
| * The PCIEXBAR is assumed to live in the memory mapped IO space under |
| * 4GiB. |
| */ |
| reg = 0; |
| pci_io_write_config32(PCI_DEV(0,0,0), D0F0_PCIEXBAR_HI, reg); |
| reg = CONFIG_MMCONF_BASE_ADDRESS | 1; /* 256MiB - 0-255 buses. */ |
| pci_io_write_config32(PCI_DEV(0,0,0), D0F0_PCIEXBAR_LO, reg); |
| } |
| |
| static void enable_spi_prefetch(void) |
| { |
| u8 reg8; |
| pci_devfn_t dev; |
| |
| dev = PCI_DEV(0, 0x1f, 0); |
| |
| reg8 = pci_read_config8(dev, 0xdc); |
| reg8 &= ~(3 << 2); |
| reg8 |= (2 << 2); /* Prefetching and Caching Enabled */ |
| pci_write_config8(dev, 0xdc, reg8); |
| } |
| |
| static void bootblock_southbridge_init(void) |
| { |
| enable_spi_prefetch(); |
| |
| /* Enable RCBA */ |
| pci_write_config32(PCI_DEV(0, 0x1f, 0), D31F0_RCBA, |
| (uintptr_t)DEFAULT_RCBA | 1); |
| } |
| |
| void bootblock_soc_init(void) |
| { |
| bootblock_northbridge_init(); |
| bootblock_southbridge_init(); |
| } |