Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
131573056fc12a629f7db0da14d8c50d8d156247
/
.
/
src
/
northbridge
/
intel
/
nehalem
/
bootblock.c
blob: 8382205893ee5d6d0e9e0ad0f0a44a06574ccc69 [
file
] [
log
] [
blame
]
#include
<arch/io.h>
static
void
bootblock_northbridge_init
(
void
)
{
pci_io_write_config32
(
PCI_DEV
(
0xff
,
0x00
,
1
),
0x50
,
DEFAULT_PCIEXBAR
|
1
);
pci_io_write_config32
(
PCI_DEV
(
0xff
,
0x00
,
1
),
0x54
,
0
);
}