Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
0e0fdbef1cc7753b836321aa72f4bb71613d124e
/
.
/
src
/
northbridge
/
intel
/
e7505
/
Makefile.inc
blob: 29ac4379cfc71e1c3ae0cab76959d1fcc20936c8 [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_NORTHBRIDGE_INTEL_E7505
),
y
)
ramstage
-
y
+=
northbridge
.
c
ramstage
-
y
+=
memmap
.
c
romstage
-
y
+=
romstage
.
c
romstage
-
y
+=
raminit
.
c
romstage
-
y
+=
memmap
.
c
endif