Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
0b0113f2436b448cd172d2ae9cfcc07628020173
/
.
/
src
/
soc
/
intel
/
denverton_ns
/
acpi
/
pcie_port.asl
blob: d48ecd036efc8b95b263ead30640cf595c061f38 [
file
] [
log
] [
blame
]
/* SPDX-License-Identifier: GPL-2.0-only */
/* Included in each PCIe Root Port device */
OperationRegion
(
RPCS
,
PCI_Config
,
0x00
,
0xFF
)
Field
(
RPCS
,
AnyAcc
,
NoLock
,
Preserve
)
{
Offset
(
0x4c
),
// Link Capabilities
,
24
,
RPPN
,
8
,
// Root Port Number
}