Gitiles
Code Review Sign In
review.coreboot.org / board-status / d35131d26bb11079a7f9a28fcba3f5abd8176b63 / . / lenovo / x230 / 4.6-27-gec10c9a11c / 2017-05-03T23_57_56Z / coreboot_console.txt
blob: b1bd8db6994d0404e2d85902d28db13ee6e719f6 [file] [log] [blame]
PCI: 00:1c.1 init finished in 10 usecs
POST: 0x75
PCI: 00:1c.2 init ...
Initializing PCH PCIe bridge.
PCI: 00:1c.2 init finished in 12 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:1d.0 init ...
EHCI: Setting up controller.. done.
PCI: 00:1d.0 init finished in 12 usecs
POST: 0x75
POST: 0x75
PCI: 00:1f.0 init ...
pch: lpc_init
IOAPIC: Initializing IOAPIC at 0xfec00000
IOAPIC: Bootstrap Processor Local APIC = 0x00
IOAPIC: ID = 0x02
IOAPIC: Dumping registers
reg 0x0000: 0x02000000
reg 0x0001: 0x00170020
reg 0x0002: 0x00170020
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
Set power off after power failure.
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
NMI sources enabled.
PantherPoint PM init
rtc_failed = 0x0
RTC Init
Enabling BIOS updates outside of SMM... Disabling ACPI via APMC:
done.
pch_spi_init
PCI: 00:1f.0 init finished in 1513 usecs
POST: 0x75
PCI: 00:1f.2 init ...
SATA: Initializing...
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
SATA: Controller in AHCI mode.
ABAR: f163d000
PCI: 00:1f.2 init finished in 399 usecs
POST: 0x75
PCI: 00:1f.3 init ...
PCI: 00:1f.3 init finished in 7 usecs
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 01:00.0 init ...
PCI: 01:00.0 init finished in 14 usecs
POST: 0x75
PCI: 02:00.0 init ...
PCI: 02:00.0 init finished in 0 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 00ff.2 init ...
PNP: 00ff.2 init finished in 0 usecs
POST: 0x75
smbus: PCI: 00:1f.3[0]->I2C: 01:54 init ...
I2C: 01:54 init finished in 1 usecs
POST: 0x75
smbus: PCI: 00:1f.3[0]->I2C: 01:55 init ...
I2C: 01:55 init finished in 0 usecs
POST: 0x75
smbus: PCI: 00:1f.3[0]->I2C: 01:56 init ...
I2C: 01:56 init finished in 0 usecs
POST: 0x75
smbus: PCI: 00:1f.3[0]->I2C: 01:57 init ...
I2C: 01:57 init finished in 0 usecs
POST: 0x75
smbus: PCI: 00:1f.3[0]->I2C: 01:5c init ...
Locking EEPROM RFID
init EEPROM done
I2C: 01:5c init finished in 25929 usecs
POST: 0x75
smbus: PCI: 00:1f.3[0]->I2C: 01:5d init ...
I2C: 01:5d init finished in 0 usecs
POST: 0x75
smbus: PCI: 00:1f.3[0]->I2C: 01:5e init ...
I2C: 01:5e init finished in 0 usecs
POST: 0x75
smbus: PCI: 00:1f.3[0]->I2C: 01:5f init ...
I2C: 01:5f init finished in 0 usecs
Devices initialized
Show all devs... After init.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
APIC: acac: enabled 0
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 0
PCI: 00:02.0: enabled 1
PCI: 00:14.0: enabled 1
PCI: 00:16.0: enabled 1
PCI: 00:16.1: enabled 0
PCI: 00:16.2: enabled 0
PCI: 00:16.3: enabled 0
PCI: 00:19.0: enabled 1
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.0: enabled 1
PCI: 01:00.0: enabled 1
PCI: 00:1c.1: enabled 1
PCI: 00:1c.2: enabled 1
PCI: 00:1c.3: enabled 0
PCI: 00:1c.4: enabled 0
PCI: 00:1c.5: enabled 0
PCI: 00:1c.6: enabled 0
PCI: 00:1c.7: enabled 0
PCI: 00:1d.0: enabled 1
PCI: 00:1e.0: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PNP: 0c31.0: enabled 1
PNP: 00ff.2: enabled 1
PCI: 00:1f.2: enabled 1
PCI: 00:1f.3: enabled 1
I2C: 01:54: enabled 1
I2C: 01:55: enabled 1
I2C: 01:56: enabled 1
I2C: 01:57: enabled 1
I2C: 01:5c: enabled 1
I2C: 01:5d: enabled 1
I2C: 01:5e: enabled 1
I2C: 01:5f: enabled 1
PCI: 00:1f.5: enabled 0
PCI: 00:1f.6: enabled 0
PCI: 00:04.0: enabled 1
PCI: 02:00.0: enabled 1
Unknown device path type: 0
: enabled 1
APIC: 01: enabled 1
APIC: 02: enabled 1
APIC: 03: enabled 1
BS: BS_DEV_INIT times (us): entry 11 run 193069 exit 0
POST: 0x76
Finalize devices...
PCI: 00:1f.0 final
Devices finalized
BS: BS_POST_DEVICE times (us): entry 0 run 4 exit 0
POST: 0x77
BS: BS_OS_RESUME_CHECK times (us): entry 0 run 3 exit 0
Updating MRC cache data.
No MRC cache in cbmem. Can't update flash.
POST: 0x79
POST: 0x9c
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'fallback/dsdt.aml'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Unmatched 'cmos_layout.bin' at 1b740
CBFS: Checking offset 1bf40
CBFS: File @ offset 1bf40 size 345d
CBFS: Found @ offset 1bf40 size 345d
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'fallback/slic'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Unmatched 'cmos_layout.bin' at 1b740
CBFS: Checking offset 1bf40
CBFS: File @ offset 1bf40 size 345d
CBFS: Unmatched 'fallback/dsdt.aml' at 1bf40
CBFS: Checking offset 1f400
CBFS: File @ offset 1f400 size a98
CBFS: Unmatched '' at 1f400
CBFS: Checking offset 1fec0
CBFS: File @ offset 1fec0 size 10000
CBFS: Unmatched 'mrc.cache' at 1fec0
CBFS: Checking offset 2ff00
CBFS: File @ offset 2ff00 size 17bef
CBFS: Unmatched 'fallback/ramstage' at 2ff00
CBFS: Checking offset 47b40
CBFS: File @ offset 47b40 size 18bd8
CBFS: Unmatched 'img/coreinfo' at 47b40
CBFS: Checking offset 60740
CBFS: File @ offset 60740 size 2255c
CBFS: Unmatched 'img/nvramcui' at 60740
CBFS: Checking offset 82d00
CBFS: File @ offset 82d00 size 8dad3
CBFS: Unmatched 'fallback/payload' at 82d00
CBFS: Checking offset 110840
CBFS: File @ offset 110840 size ee48
CBFS: Unmatched 'img/tint' at 110840
CBFS: Checking offset 11f6c0
CBFS: File @ offset 11f6c0 size 2c02c
CBFS: Unmatched 'img/memtest' at 11f6c0
CBFS: Checking offset 14b740
CBFS: File @ offset 14b740 size 11f2
CBFS: Unmatched 'grub.cfg' at 14b740
CBFS: Checking offset 14c980
CBFS: File @ offset 14c980 size 11ea
CBFS: Unmatched 'grubtest.cfg' at 14c980
CBFS: Checking offset 14dbc0
CBFS: File @ offset 14dbc0 size a91258
CBFS: Unmatched '' at 14dbc0
CBFS: Checking offset bdee40
CBFS: File @ offset bdee40 size 1068
CBFS: 'fallback/slic' not found.
ACPI: Writing ACPI tables at bff23000.
ACPI: * FACS
ACPI: * DSDT
ACPI: * FADT
ACPI: added table 1/32, length now 40
ACPI: * SSDT
Found 1 CPU(s) with 4 core(s) each.
PSS: 2601MHz power 35000 control 0x2100 status 0x2100
PSS: 2600MHz power 35000 control 0x1a00 status 0x1a00
PSS: 2400MHz power 31561 control 0x1800 status 0x1800
PSS: 2200MHz power 28247 control 0x1600 status 0x1600
PSS: 2000MHz power 25084 control 0x1400 status 0x1400
PSS: 1800MHz power 22064 control 0x1200 status 0x1200
PSS: 1600MHz power 19135 control 0x1000 status 0x1000
PSS: 1400MHz power 16344 control 0xe00 status 0xe00
PSS: 1200MHz power 13666 control 0xc00 status 0xc00
PSS: 2601MHz power 35000 control 0x2100 status 0x2100
PSS: 2600MHz power 35000 control 0x1a00 status 0x1a00
PSS: 2400MHz power 31561 control 0x1800 status 0x1800
PSS: 2200MHz power 28247 control 0x1600 status 0x1600
PSS: 2000MHz power 25084 control 0x1400 status 0x1400
PSS: 1800MHz power 22064 control 0x1200 status 0x1200
PSS: 1600MHz power 19135 control 0x1000 status 0x1000
PSS: 1400MHz power 16344 control 0xe00 status 0xe00
PSS: 1200MHz power 13666 control 0xc00 status 0xc00
PSS: 2601MHz power 35000 control 0x2100 status 0x2100
PSS: 2600MHz power 35000 control 0x1a00 status 0x1a00
PSS: 2400MHz power 31561 control 0x1800 status 0x1800
PSS: 2200MHz power 28247 control 0x1600 status 0x1600
PSS: 2000MHz power 25084 control 0x1400 status 0x1400
PSS: 1800MHz power 22064 control 0x1200 status 0x1200
PSS: 1600MHz power 19135 control 0x1000 status 0x1000
PSS: 1400MHz power 16344 control 0xe00 status 0xe00
PSS: 1200MHz power 13666 control 0xc00 status 0xc00
PSS: 2601MHz power 35000 control 0x2100 status 0x2100
PSS: 2600MHz power 35000 control 0x1a00 status 0x1a00
PSS: 2400MHz power 31561 control 0x1800 status 0x1800
PSS: 2200MHz power 28247 control 0x1600 status 0x1600
PSS: 2000MHz power 25084 control 0x1400 status 0x1400
PSS: 1800MHz power 22064 control 0x1200 status 0x1200
PSS: 1600MHz power 19135 control 0x1000 status 0x1000
PSS: 1400MHz power 16344 control 0xe00 status 0xe00
PSS: 1200MHz power 13666 control 0xc00 status 0xc00
Using default TPM ACPI path: '\_SB_.PCI0.LPCB'
\_SB_.PCI0.LPCB.TPM: LPC TPM PNP: 0c31.0
ACPI: added table 2/32, length now 44
ACPI: * MCFG
ACPI: added table 3/32, length now 48
ACPI: * TCPA
TCPA log created at bff12000
ACPI: added table 4/32, length now 52
ACPI: * MADT
ACPI: added table 5/32, length now 56
current = bff28180
ACPI: * DMAR
ACPI: added table 6/32, length now 60
current = bff28230
ACPI: * IGD OpRegion
GET_VBIOS: 7b42 3714 8b a2 e9
VBIOS not found.
ACPI: * HPET
ACPI: added table 7/32, length now 64
ACPI: done.
ACPI tables: 21104 bytes.
smbios_write_tables: bff0f000
memalign Enter, boundary 8, size 28, free_mem_ptr bffd4b48
memalign bffd4b48
recv_ec_data: 0x47
recv_ec_data: 0x32
recv_ec_data: 0x48
recv_ec_data: 0x54
recv_ec_data: 0x33
recv_ec_data: 0x35
recv_ec_data: 0x57
recv_ec_data: 0x57
recv_ec_data: 0x16
recv_ec_data: 0x03
Create SMBIOS type 17
Root Device (LENOVO ThinkPad X230)
CPU_CLUSTER: 0 (Intel SandyBridge/IvyBridge integrated Northbridge)
APIC: 00 (unknown)
APIC: acac (Intel SandyBridge/IvyBridge CPU)
DOMAIN: 0000 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:00.0 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:01.0 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:02.0 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:14.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:16.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:16.1 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:16.2 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:16.3 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:19.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1a.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1b.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 01:00.0 (unknown)
PCI: 00:1c.1 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.2 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.3 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.4 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.5 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.6 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.7 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1d.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1e.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1f.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PNP: 00ff.1 (Lenovo Power Management Hardware Hub 7)
PNP: 0c31.0 (LPC TPM)
PNP: 00ff.2 (Lenovo H8 EC)
PCI: 00:1f.2 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1f.3 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
I2C: 01:54 (AT24RF08C)
I2C: 01:55 (AT24RF08C)
I2C: 01:56 (AT24RF08C)
I2C: 01:57 (AT24RF08C)
I2C: 01:5c (AT24RF08C)
I2C: 01:5d (AT24RF08C)
I2C: 01:5e (AT24RF08C)
I2C: 01:5f (AT24RF08C)
PCI: 00:1f.5 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1f.6 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:04.0 (unknown)
PCI: 02:00.0 (unknown)
Unknown device path type: 0
(unknown)
APIC: 01 (unknown)
APIC: 02 (unknown)
APIC: 03 (unknown)
SMBIOS tables: 622 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 00000500, 0x10 bytes, checksum cfe9
Writing coreboot table at 0xbff47000
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4b64
memalign bffd4b68
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4b80
memalign bffd4b80
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4b98
memalign bffd4b98
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4bb0
memalign bffd4bb0
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4bc8
memalign bffd4bc8
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4be0
memalign bffd4be0
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4bf8
memalign bffd4bf8
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4c10
memalign bffd4c10
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4c28
memalign bffd4c28
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4c40
memalign bffd4c40
0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
1. 0000000000001000-000000000009ffff: RAM
2. 00000000000a0000-00000000000fffff: RESERVED
3. 0000000000100000-00000000bff0efff: RAM
4. 00000000bff0f000-00000000bfffffff: CONFIGURATION TABLES
5. 00000000c0000000-00000000c29fffff: RESERVED
6. 00000000f8000000-00000000fbffffff: RESERVED
7. 00000000fed40000-00000000fed44fff: RESERVED
8. 00000000fed90000-00000000fed91fff: RESERVED
9. 0000000100000000-000000043b5fffff: RAM
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
FMAP: Found "FLASH" version 1.1 at 20000.
FMAP: base = ff400000 size = c00000 #areas = 3
Wrote coreboot table at: bff47000, 0xb40 bytes, checksum eb8e
coreboot table: 2904 bytes.
IMD ROOT 0. bffff000 00001000
IMD SMALL 1. bfffe000 00001000
CONSOLE 2. bffde000 00020000
TIME STAMP 3. bffdd000 00000400
ROMSTG STCK 4. bffd8000 00005000
RAMSTAGE 5. bff93000 00045000
57a9e100 6. bff4f000 00043bd0
COREBOOT 7. bff47000 00008000
ACPI 8. bff23000 00024000
ACPI GNVS 9. bff22000 00001000
TCPA LOG 10. bff12000 00010000
4f444749 11. bff10000 00002000
SMBIOS 12. bff0f000 00000800
IMD small region:
IMD ROOT 0. bfffec00 00000400
CAR GLOBALS 1. bfffea40 000001c0
USBDEBUG 2. bfffe9e0 00000058
MEM INFO 3. bfffe880 00000141
ROMSTAGE 4. bfffe860 00000004
57a9e000 5. bfffe840 00000010
BS: BS_WRITE_TABLES times (us): entry 1 run 32373 exit 0
POST: 0x7a
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'fallback/payload'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Unmatched 'cmos_layout.bin' at 1b740
CBFS: Checking offset 1bf40
CBFS: File @ offset 1bf40 size 345d
CBFS: Unmatched 'fallback/dsdt.aml' at 1bf40
CBFS: Checking offset 1f400
CBFS: File @ offset 1f400 size a98
CBFS: Unmatched '' at 1f400
CBFS: Checking offset 1fec0
CBFS: File @ offset 1fec0 size 10000
CBFS: Unmatched 'mrc.cache' at 1fec0
CBFS: Checking offset 2ff00
CBFS: File @ offset 2ff00 size 17bef
CBFS: Unmatched 'fallback/ramstage' at 2ff00
CBFS: Checking offset 47b40
CBFS: File @ offset 47b40 size 18bd8
CBFS: Unmatched 'img/coreinfo' at 47b40
CBFS: Checking offset 60740
CBFS: File @ offset 60740 size 2255c
CBFS: Unmatched 'img/nvramcui' at 60740
CBFS: Checking offset 82d00
CBFS: File @ offset 82d00 size 8dad3
CBFS: Found @ offset 82d00 size 8dad3
Loading segment from ROM address 0xff4a2e38
code (compression=1)
memalign Enter, boundary 8, size 28, free_mem_ptr bffd4c58
memalign bffd4c58
New segment dstaddr 0x8200 memsize 0x17824 srcaddr 0xff4a2e8c filesize 0x83bb
Loading segment from ROM address 0xff4a2e54
code (compression=1)
memalign Enter, boundary 8, size 28, free_mem_ptr bffd4c74
memalign bffd4c78
New segment dstaddr 0x100000 memsize 0x2048e0 srcaddr 0xff4ab247 filesize 0x856c4
Loading segment from ROM address 0xff4a2e70
Entry Point 0x00008200
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4c94
memalign bffd4c98
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4cb0
memalign bffd4cb0
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4cc8
memalign bffd4cc8
Loading Segment: addr: 0x0000000000008200 memsz: 0x0000000000017824 filesz: 0x00000000000083bb
lb: [0x00000000bff94000, 0x00000000bffd7bd0)
Post relocation: addr: 0x0000000000008200 memsz: 0x0000000000017824 filesz: 0x00000000000083bb
using LZMA
[ 0x00008200, 00017feb, 0x0001fa24) <- ff4a2e8c
Clearing Segment: addr: 0x0000000000017feb memsz: 0x0000000000007a39
dest 00008200, end 0001fa24, bouncebuffer ffffffff
Loading Segment: addr: 0x0000000000100000 memsz: 0x00000000002048e0 filesz: 0x00000000000856c4
lb: [0x00000000bff94000, 0x00000000bffd7bd0)
Post relocation: addr: 0x0000000000100000 memsz: 0x00000000002048e0 filesz: 0x00000000000856c4
using LZMA
[ 0x00100000, 003048e0, 0x003048e0) <- ff4ab247
dest 00100000, end 003048e0, bouncebuffer ffffffff
Loaded segments
BS: BS_PAYLOAD_LOAD times (us): entry 1 run 235605 exit 0
POST: 0x7b
PCH watchdog disabled
Jumping to boot code at 00008200(bff47000)
POST: 0xf8
CPU0: stack: bffce000 - bffcf000, lowest used address bffcea20, stack used: 1504 bytes
from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040180 from 07e8
wrote 000401c0 to 07e8
wrote 00000000 to 07f0
wrote 00000000 to 07f4
wrote 00000000 to 07f8
wrote 00000000 to 07fc
wrote 00000000 to 0800
wrote 00000000 to 0804
wrote 00000000 to 0808
wrote 00000000 to 080c
wrote 00000000 to 0810
wrote 00000000 to 0814
wrote 00000000 to 0818
wrote 00000000 to 081c
wrote 00000000 to 0820
wrote 00000000 to 0824
wrote 00000000 to 0828
wrote 00000000 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 000401c0 from 07e8
wrote 00040200 to 07e8
wrote 00000000 to 07f0
wrote 00000000 to 07f4
wrote 00000000 to 07f8
wrote 00000000 to 07fc
wrote 00000000 to 0800
wrote 00000000 to 0804
wrote 00000000 to 0808
wrote 00000000 to 080c
wrote 00000000 to 0810
wrote 00000000 to 0814
wrote 00000000 to 0818
wrote 00000000 to 081c
wrote 00000000 to 0820
wrote 00000000 to 0824
wrote 00000000 to 0828
wrote 00000000 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040200 from 07e8
wrote 00040240 to 07e8
wrote 00000000 to 07f0
wrote 00000000 to 07f4
wrote 00000000 to 07f8
wrote 00000000 to 07fc
wrote 00000000 to 0800
wrote 00000000 to 0804
wrote 00000000 to 0808
wrote 00000000 to 080c
wrote 00000000 to 0810
wrote 00000000 to 0814
wrote 00000000 to 0818
wrote 00000000 to 081c
wrote 00000000 to 0820
wrote 00000000 to 0824
wrote 00000000 to 0828
wrote 00000000 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040240 from 07e8
wrote 00040280 to 07e8
wrote 00000328 to 07f0
wrote fffffff2 to 07f4
wrote 22200067 to 07f8
wrote 00000024 to 07fc
wrote 000000c9 to 0800
wrote 2322004d to 0804
wrote 0000001b to 0808
wrote 000000c0 to 080c
wrote 22220077 to 0810
wrote 00000047 to 0814
wrote 000000ed to 0818
wrote 21200032 to 081c
wrote 00000052 to 0820
wrote 000000b5 to 0824
wrote 202200ca to 0828
wrote 0000001d to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040280 from 07e8
wrote 000402c0 to 07e8
wrote 00000141 to 07f0
wrote 201f0092 to 07f4
wrote 0000001c to 07f8
wrote 00000100 to 07fc
wrote 232200b0 to 0800
wrote 0000003c to 0804
wrote 00000122 to 0808
wrote 232000ab to 080c
wrote 0000002c to 0810
wrote 00000110 to 0814
wrote 00000328 to 0818
wrote fffffff1 to 081c
wrote 22210067 to 0820
wrote 00000027 to 0824
wrote 000000cc to 0828
wrote 2325004b to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 000402c0 from 07e8
wrote 00040300 to 07e8
wrote 0000001e to 07f0
wrote 000000c3 to 07f4
wrote 23230078 to 07f8
wrote 0000004d to 07fc
wrote 000000f2 to 0800
wrote 22220032 to 0804
wrote 00000050 to 0808
wrote 000000b2 to 080c
wrote 202200cc to 0810
wrote 00000026 to 0814
wrote 00000149 to 0818
wrote 221f0098 to 081c
wrote 0000001e to 0820
wrote 00000101 to 0824
wrote 262300b4 to 0828
wrote 00000042 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040300 from 07e8
wrote 00040340 to 07e8
wrote 00000127 to 07f0
wrote 242100b1 to 07f4
wrote 0000002f to 07f8
wrote 00000116 to 07fc
wrote 00000000 to 0800
wrote 00000000 to 0804
wrote 00000000 to 0808
wrote 00000000 to 080c
wrote 00000000 to 0810
wrote 00000000 to 0814
wrote 00000000 to 0818
wrote 00000000 to 081c
wrote 00000000 to 0820
wrote 00000000 to 0824
wrote 00000000 to 0828
wrote 00000000 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040340 from 07e8
wrote 00040380 to 07e8
wrote 00000000 to 07f0
wrote 00000000 to 07f4
wrote 00000000 to 07f8
wrote 00000000 to 07fc
wrote 00000000 to 0800
wrote 00000000 to 0804
wrote 00000000 to 0808
wrote 00000000 to 080c
wrote 00000000 to 0810
wrote 00000000 to 0814
wrote 00000000 to 0818
wrote 00000000 to 081c
wrote 00000000 to 0820
wrote 00000000 to 0824
wrote 00000000 to 0828
wrote 00000000 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040380 from 07e8
wrote 000403c0 to 07e8
wrote 00000000 to 07f0
wrote 00000000 to 07f4
wrote 00000000 to 07f8
wrote 00000000 to 07fc
wrote 00000000 to 0800
wrote 00000000 to 0804
wrote 00000000 to 0808
wrote 00000000 to 080c
wrote 00000000 to 0810
wrote 00000000 to 0814
wrote 00000000 to 0818
wrote 00000000 to 081c
wrote 00000000 to 0820
wrote 00000000 to 0824
wrote 00000000 to 0828
wrote 00000000 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 000403c0 from 07e8
wrote 00040400 to 07e8
wrote 00000000 to 07f0
wrote 00000000 to 07f4
wrote 00000000 to 07f8
wrote 00000000 to 07fc
wrote 00000000 to 0800
wrote 00000000 to 0804
wrote 00000000 to 0808
wrote 00000000 to 080c
wrote 0000000b to 0810
wrote 00000003 to 0814
wrote 000000fc to 0818
wrote 000011e2 to 081c
wrote 0a100208 to 0820
wrote 00002000 to 0824
wrote 00000140 to 0828
wrote 00000d20 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040400 from 07e8
wrote 00040440 to 07e8
wrote 00000f00 to 07f0
wrote 00000d20 to 07f4
wrote 00000600 to 07f8
wrote 00000d20 to 07fc
wrote 00002300 to 0800
wrote 00003020 to 0804
wrote 00010400 to 0808
wrote 00000780 to 080c
wrote 00000780 to 0810
wrote 00001e00 to 0814
wrote 05dc0005 to 0818
wrote 98010003 to 081c
wrote 35553939 to 0820
wrote 2d383234 to 0824
wrote 2e393630 to 0828
wrote 4c303041 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040440 from 07e8
wrote 00040480 to 07e8
wrote 00000000 to 07f0
wrote 00000000 to 07f4
wrote 00000000 to 07f8
wrote 00000000 to 07fc
wrote 00000000 to 0800
wrote 00000000 to 0804
wrote 00000000 to 0808
wrote 00000000 to 080c
wrote 00000000 to 0810
wrote 00000000 to 0814
wrote 00000000 to 0818
wrote 00000000 to 081c
wrote 00000000 to 0820
wrote 00000000 to 0824
wrote 00000000 to 0828
wrote 00000000 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040480 from 07e8
wrote 000404c0 to 07e8
wrote 00000000 to 07f0
wrote 00000000 to 07f4
wrote 00000000 to 07f8
wrote 00000000 to 07fc
wrote 00000003 to 0800
wrote 00000000 to 0804
wrote 00000000 to 0808
wrote 00000000 to 080c
wrote 00000000 to 0810
wrote 00000000 to 0814
wrote 0000000b to 0818
wrote 00000003 to 081c
wrote 000000fc to 0820
wrote 000011e2 to 0824
wrote 0a100208 to 0828
wrote 00002000 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 000404c0 from 07e8
wrote 00040500 to 07e8
wrote 00000140 to 07f0
wrote 00000d20 to 07f4
wrote 00000f00 to 07f8
wrote 00000d20 to 07fc
wrote 00000600 to 0800
wrote 00000d20 to 0804
wrote 00002300 to 0808
wrote 00003020 to 080c
wrote 00010400 to 0810
wrote 00000780 to 0814
wrote 00000780 to 0818
wrote 00001e00 to 081c
wrote 05dc0005 to 0820
wrote 98010003 to 0824
wrote 35553939 to 0828
wrote 2d383234 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040500 from 07e8
wrote 00040540 to 07e8
wrote 2e393630 to 07f0
wrote 4c303041 to 07f4
wrote 00000000 to 07f8
wrote 00000000 to 07fc
wrote 00000000 to 0800
wrote 00000000 to 0804
wrote 00000000 to 0808
wrote 00000000 to 080c
wrote 00000000 to 0810
wrote 00000000 to 0814
wrote 00000000 to 0818
wrote 00000000 to 081c
wrote 00000000 to 0820
wrote 00000000 to 0824
wrote 00000000 to 0828
wrote 00000000 to 082c
read 3f04 from 07e6
wrote 3f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
read 00040540 from 07e8
wrote 00040580 to 07e8
wrote 00000000 to 07f0
wrote 00000000 to 07f4
wrote 00000000 to 07f8
wrote 00000000 to 07fc
wrote 00000000 to 0800
wrote 00000000 to 0804
wrote 00000003 to 0808
wrote 00000000 to 080c
wrote 00000000 to 0810
wrote 00000000 to 0814
wrote 00000000 to 0818
wrote 00000000 to 081c
read 3f04 from 07e6
wrote 2f05 to 07e6
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6009 from 07e4
read 6009 from 07e4
wrote 6009 to 07e4
SF: Successfully written 1456 bytes @ 0x40000
Successfully wrote MRC cache
POST: 0x79
POST: 0x9c
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'fallback/dsdt.aml'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Unmatched 'cmos_layout.bin' at 1b740
CBFS: Checking offset 1bf40
CBFS: File @ offset 1bf40 size 345d
CBFS: Found @ offset 1bf40 size 345d
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'fallback/slic'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Unmatched 'cmos_layout.bin' at 1b740
CBFS: Checking offset 1bf40
CBFS: File @ offset 1bf40 size 345d
CBFS: Unmatched 'fallback/dsdt.aml' at 1bf40
CBFS: Checking offset 1f400
CBFS: File @ offset 1f400 size a98
CBFS: Unmatched '' at 1f400
CBFS: Checking offset 1fec0
CBFS: File @ offset 1fec0 size 10000
CBFS: Unmatched 'mrc.cache' at 1fec0
CBFS: Checking offset 2ff00
CBFS: File @ offset 2ff00 size 17bef
CBFS: Unmatched 'fallback/ramstage' at 2ff00
CBFS: Checking offset 47b40
CBFS: File @ offset 47b40 size 18bd8
CBFS: Unmatched 'img/coreinfo' at 47b40
CBFS: Checking offset 60740
CBFS: File @ offset 60740 size 2255c
CBFS: Unmatched 'img/nvramcui' at 60740
CBFS: Checking offset 82d00
CBFS: File @ offset 82d00 size 8dad3
CBFS: Unmatched 'fallback/payload' at 82d00
CBFS: Checking offset 110840
CBFS: File @ offset 110840 size ee48
CBFS: Unmatched 'img/tint' at 110840
CBFS: Checking offset 11f6c0
CBFS: File @ offset 11f6c0 size 2c02c
CBFS: Unmatched 'img/memtest' at 11f6c0
CBFS: Checking offset 14b740
CBFS: File @ offset 14b740 size 11f2
CBFS: Unmatched 'grub.cfg' at 14b740
CBFS: Checking offset 14c980
CBFS: File @ offset 14c980 size 11ea
CBFS: Unmatched 'grubtest.cfg' at 14c980
CBFS: Checking offset 14dbc0
CBFS: File @ offset 14dbc0 size a91258
CBFS: Unmatched '' at 14dbc0
CBFS: Checking offset bdee40
CBFS: File @ offset bdee40 size 1068
CBFS: 'fallback/slic' not found.
ACPI: Writing ACPI tables at bff22000.
ACPI: * FACS
ACPI: * DSDT
ACPI: * FADT
ACPI: added table 1/32, length now 40
ACPI: * SSDT
Found 1 CPU(s) with 4 core(s) each.
PSS: 2601MHz power 35000 control 0x2100 status 0x2100
PSS: 2600MHz power 35000 control 0x1a00 status 0x1a00
PSS: 2400MHz power 31561 control 0x1800 status 0x1800
PSS: 2200MHz power 28247 control 0x1600 status 0x1600
PSS: 2000MHz power 25084 control 0x1400 status 0x1400
PSS: 1800MHz power 22064 control 0x1200 status 0x1200
PSS: 1600MHz power 19135 control 0x1000 status 0x1000
PSS: 1400MHz power 16344 control 0xe00 status 0xe00
PSS: 1200MHz power 13666 control 0xc00 status 0xc00
PSS: 2601MHz power 35000 control 0x2100 status 0x2100
PSS: 2600MHz power 35000 control 0x1a00 status 0x1a00
PSS: 2400MHz power 31561 control 0x1800 status 0x1800
PSS: 2200MHz power 28247 control 0x1600 status 0x1600
PSS: 2000MHz power 25084 control 0x1400 status 0x1400
PSS: 1800MHz power 22064 control 0x1200 status 0x1200
PSS: 1600MHz power 19135 control 0x1000 status 0x1000
PSS: 1400MHz power 16344 control 0xe00 status 0xe00
PSS: 1200MHz power 13666 control 0xc00 status 0xc00
PSS: 2601MHz power 35000 control 0x2100 status 0x2100
PSS: 2600MHz power 35000 control 0x1a00 status 0x1a00
PSS: 2400MHz power 31561 control 0x1800 status 0x1800
PSS: 2200MHz power 28247 control 0x1600 status 0x1600
PSS: 2000MHz power 25084 control 0x1400 status 0x1400
PSS: 1800MHz power 22064 control 0x1200 status 0x1200
PSS: 1600MHz power 19135 control 0x1000 status 0x1000
PSS: 1400MHz power 16344 control 0xe00 status 0xe00
PSS: 1200MHz power 13666 control 0xc00 status 0xc00
PSS: 2601MHz power 35000 control 0x2100 status 0x2100
PSS: 2600MHz power 35000 control 0x1a00 status 0x1a00
PSS: 2400MHz power 31561 control 0x1800 status 0x1800
PSS: 2200MHz power 28247 control 0x1600 status 0x1600
PSS: 2000MHz power 25084 control 0x1400 status 0x1400
PSS: 1800MHz power 22064 control 0x1200 status 0x1200
PSS: 1600MHz power 19135 control 0x1000 status 0x1000
PSS: 1400MHz power 16344 control 0xe00 status 0xe00
PSS: 1200MHz power 13666 control 0xc00 status 0xc00
Using default TPM ACPI path: '\_SB_.PCI0.LPCB'
\_SB_.PCI0.LPCB.TPM: LPC TPM PNP: 0c31.0
ACPI: added table 2/32, length now 44
ACPI: * MCFG
ACPI: added table 3/32, length now 48
ACPI: * TCPA
TCPA log created at bff11000
ACPI: added table 4/32, length now 52
ACPI: * MADT
ACPI: added table 5/32, length now 56
current = bff27180
ACPI: * DMAR
ACPI: added table 6/32, length now 60
current = bff27230
ACPI: * IGD OpRegion
GET_VBIOS: 7b42 3714 8b a2 e9
VBIOS not found.
ACPI: * HPET
ACPI: added table 7/32, length now 64
ACPI: done.
ACPI tables: 21104 bytes.
smbios_write_tables: bff0e000
memalign Enter, boundary 8, size 28, free_mem_ptr bffd3b74
memalign bffd3b78
recv_ec_data: 0x47
recv_ec_data: 0x32
recv_ec_data: 0x48
recv_ec_data: 0x54
recv_ec_data: 0x33
recv_ec_data: 0x35
recv_ec_data: 0x57
recv_ec_data: 0x57
recv_ec_data: 0x16
recv_ec_data: 0x03
Create SMBIOS type 17
Root Device (LENOVO ThinkPad X230)
CPU_CLUSTER: 0 (Intel SandyBridge/IvyBridge integrated Northbridge)
APIC: 00 (unknown)
APIC: acac (Intel SandyBridge/IvyBridge CPU)
DOMAIN: 0000 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:00.0 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:01.0 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:02.0 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:14.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:16.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:16.1 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:16.2 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:16.3 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:19.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1a.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1b.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 01:00.0 (unknown)
PCI: 00:1c.1 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.2 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.3 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.4 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.5 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.6 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.7 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1d.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1e.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1f.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PNP: 00ff.1 (Lenovo Power Management Hardware Hub 7)
PNP: 0c31.0 (LPC TPM)
PNP: 00ff.2 (Lenovo H8 EC)
PCI: 00:1f.2 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1f.3 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
I2C: 01:54 (AT24RF08C)
I2C: 01:55 (AT24RF08C)
I2C: 01:56 (AT24RF08C)
I2C: 01:57 (AT24RF08C)
I2C: 01:5c (AT24RF08C)
I2C: 01:5d (AT24RF08C)
I2C: 01:5e (AT24RF08C)
I2C: 01:5f (AT24RF08C)
PCI: 00:1f.5 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1f.6 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:04.0 (unknown)
PCI: 02:00.0 (unknown)
Unknown device path type: 0
(unknown)
APIC: 01 (unknown)
APIC: 02 (unknown)
APIC: 03 (unknown)
SMBIOS tables: 622 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 00000500, 0x10 bytes, checksum dfe9
Writing coreboot table at 0xbff46000
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3b94
memalign bffd3b98
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3bb0
memalign bffd3bb0
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3bc8
memalign bffd3bc8
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3be0
memalign bffd3be0
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3bf8
memalign bffd3bf8
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3c10
memalign bffd3c10
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3c28
memalign bffd3c28
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3c40
memalign bffd3c40
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3c58
memalign bffd3c58
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3c70
memalign bffd3c70
0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
1. 0000000000001000-000000000009ffff: RAM
2. 00000000000a0000-00000000000fffff: RESERVED
3. 0000000000100000-00000000bff0dfff: RAM
4. 00000000bff0e000-00000000bfffffff: CONFIGURATION TABLES
5. 00000000c0000000-00000000c29fffff: RESERVED
6. 00000000f8000000-00000000fbffffff: RESERVED
7. 00000000fed40000-00000000fed44fff: RESERVED
8. 00000000fed90000-00000000fed91fff: RESERVED
9. 0000000100000000-000000043b5fffff: RAM
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
FMAP: Found "FLASH" version 1.1 at 20000.
FMAP: base = ff400000 size = c00000 #areas = 3
Wrote coreboot table at: bff46000, 0xb58 bytes, checksum d6a1
coreboot table: 2928 bytes.
IMD ROOT 0. bffff000 00001000
IMD SMALL 1. bfffe000 00001000
CONSOLE 2. bffde000 00020000
TIME STAMP 3. bffdd000 00000400
MRC DATA 4. bffdc000 000005b0
ROMSTG STCK 5. bffd7000 00005000
RAMSTAGE 6. bff92000 00045000
57a9e100 7. bff4e000 00043bd0
COREBOOT 8. bff46000 00008000
ACPI 9. bff22000 00024000
ACPI GNVS 10. bff21000 00001000
TCPA LOG 11. bff11000 00010000
4f444749 12. bff0f000 00002000
SMBIOS 13. bff0e000 00000800
IMD small region:
IMD ROOT 0. bfffec00 00000400
CAR GLOBALS 1. bfffea40 000001c0
USBDEBUG 2. bfffe9e0 00000058
MEM INFO 3. bfffe880 00000141
ROMSTAGE 4. bfffe860 00000004
57a9e000 5. bfffe840 00000010
BS: BS_WRITE_TABLES times (us): entry 681824 run 32283 exit 0
POST: 0x7a
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'fallback/payload'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Unmatched 'cmos_layout.bin' at 1b740
CBFS: Checking offset 1bf40
CBFS: File @ offset 1bf40 size 345d
CBFS: Unmatched 'fallback/dsdt.aml' at 1bf40
CBFS: Checking offset 1f400
CBFS: File @ offset 1f400 size a98
CBFS: Unmatched '' at 1f400
CBFS: Checking offset 1fec0
CBFS: File @ offset 1fec0 size 10000
CBFS: Unmatched 'mrc.cache' at 1fec0
CBFS: Checking offset 2ff00
CBFS: File @ offset 2ff00 size 17bef
CBFS: Unmatched 'fallback/ramstage' at 2ff00
CBFS: Checking offset 47b40
CBFS: File @ offset 47b40 size 18bd8
CBFS: Unmatched 'img/coreinfo' at 47b40
CBFS: Checking offset 60740
CBFS: File @ offset 60740 size 2255c
CBFS: Unmatched 'img/nvramcui' at 60740
CBFS: Checking offset 82d00
CBFS: File @ offset 82d00 size 8dad3
CBFS: Found @ offset 82d00 size 8dad3
Loading segment from ROM address 0xff4a2e38
code (compression=1)
memalign Enter, boundary 8, size 28, free_mem_ptr bffd3c88
memalign bffd3c88
New segment dstaddr 0x8200 memsize 0x17824 srcaddr 0xff4a2e8c filesize 0x83bb
Loading segment from ROM address 0xff4a2e54
code (compression=1)
memalign Enter, boundary 8, size 28, free_mem_ptr bffd3ca4
memalign bffd3ca8
New segment dstaddr 0x100000 memsize 0x2048e0 srcaddr 0xff4ab247 filesize 0x856c4
Loading segment from ROM address 0xff4a2e70
Entry Point 0x00008200
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3cc4
memalign bffd3cc8
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3ce0
memalign bffd3ce0
memalign Enter, boundary 8, size 24, free_mem_ptr bffd3cf8
memalign bffd3cf8
Loading Segment: addr: 0x0000000000008200 memsz: 0x0000000000017824 filesz: 0x00000000000083bb
lb: [0x00000000bff93000, 0x00000000bffd6bd0)
Post relocation: addr: 0x0000000000008200 memsz: 0x0000000000017824 filesz: 0x00000000000083bb
using LZMA
[ 0x00008200, 00017feb, 0x0001fa24) <- ff4a2e8c
Clearing Segment: addr: 0x0000000000017feb memsz: 0x0000000000007a39
dest 00008200, end 0001fa24, bouncebuffer ffffffff
Loading Segment: addr: 0x0000000000100000 memsz: 0x00000000002048e0 filesz: 0x00000000000856c4
lb: [0x00000000bff93000, 0x00000000bffd6bd0)
Post relocation: addr: 0x0000000000100000 memsz: 0x00000000002048e0 filesz: 0x00000000000856c4
using LZMA
[ 0x00100000, 003048e0, 0x003048e0) <- ff4ab247
dest 00100000, end 003048e0, bouncebuffer ffffffff
Loaded segments
BS: BS_PAYLOAD_LOAD times (us): entry 0 run 235426 exit 0
POST: 0x7b
PCH watchdog disabled
Jumping to boot code at 00008200(bff46000)
POST: 0xf8
CPU0: stack: bffcd000 - bffce000, lowest used address bffcda20, stack used: 1504 bytes
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
read 6028 from 07e4
rea
*** Pre-CBMEM console overflowed, log truncated ***
41f88200
DBP [4400] = 1c8bbb
RAP [4404] = cc186465
OTHP [440c] = a08b4
OTHP [440c] = 8b4
REFI [4698] = 6cd01860
SRFTP [46a4] = 41f88200
Done dimm mapping
Update PCI-E configuration space:
PCI(0, 0, 0)[a0] = 0
PCI(0, 0, 0)[a4] = 4
PCI(0, 0, 0)[bc] = c2a00000
PCI(0, 0, 0)[a8] = 3b600000
PCI(0, 0, 0)[ac] = 4
PCI(0, 0, 0)[b8] = c0000000
PCI(0, 0, 0)[b0] = c0a00000
PCI(0, 0, 0)[b4] = c0800000
PCI(0, 0, 0)[7c] = 7f
PCI(0, 0, 0)[70] = fe000000
PCI(0, 0, 0)[74] = 3
PCI(0, 0, 0)[78] = fe000c00
Done memory map
RCOMP...done
COMP2 done
COMP1 done
FORCE RCOMP and wait 20us...done
Done io registers
CPE
CP5b
CP5c
OTHP [400c] = 8b4
OTHP [440c] = 8b4
t123: 1767, 6000, 7620
ME: FW Partition Table : OK
ME: Bringup Loader Failure : NO
ME: Firmware Init Complete : NO
ME: Manufacturing Mode : NO
ME: Boot Options Present : NO
ME: Update In Progress : NO
ME: Current Working State : Recovery
ME: Current Operation State : Bring up
ME: Current Operation Mode : Normal
ME: Error Code : No Error
ME: Progress Phase : BUP Phase
ME: Power Management Event : Pseudo-global reset
ME: Progress Phase State : Waiting for DID BIOS message
ME: FWS2: 0x161f017a
ME: Bist in progress: 0x0
ME: ICC Status : 0x1
ME: Invoke MEBx : 0x1
ME: CPU replaced : 0x1
ME: MBP ready : 0x1
ME: MFS failure : 0x1
ME: Warm reset req : 0x0
ME: CPU repl valid : 0x1
ME: (Reserved) : 0x0
ME: FW update req : 0x0
ME: (Reserved) : 0x0
ME: Current state : 0x1f
ME: Current PM event: 0x6
ME: Progress code : 0x1
Full training required
PASSED! Tell ME that DRAM is ready
ME: FWS2: 0x162c017a
ME: Bist in progress: 0x0
ME: ICC Status : 0x1
ME: Invoke MEBx : 0x1
ME: CPU replaced : 0x1
ME: MBP ready : 0x1
ME: MFS failure : 0x1
ME: Warm reset req : 0x0
ME: CPU repl valid : 0x1
ME: (Reserved) : 0x0
ME: FW update req : 0x0
ME: (Reserved) : 0x0
ME: Current state : 0x2c
ME: Current PM event: 0x6
ME: Progress code : 0x1
ME: Requested BIOS Action: Continue to boot
ME: FW Partition Table : OK
ME: Bringup Loader Failure : NO
ME: Firmware Init Complete : NO
ME: Manufacturing Mode : NO
ME: Boot Options Present : NO
ME: Update In Progress : NO
ME: Current Working State : Recovery
ME: Current Operation State : Bring up
ME: Current Operation Mode : Normal
ME: Error Code : No Error
ME: Progress Phase : BUP Phase
ME: Power Management Event : Pseudo-global reset
ME: Progress Phase State : 0x2c
memcfg DDR3 clock 1600 MHz
memcfg channel assignment: A: 0, B 1, C 2
memcfg channel[0] config (00620020):
ECC inactive
enhanced interleave mode on
rank interleave on
DIMMA 8192 MB width x8 dual rank, selected
DIMMB 0 MB width x8 single rank
memcfg channel[1] config (00620020):
ECC inactive
enhanced interleave mode on
rank interleave on
DIMMA 8192 MB width x8 dual rank, selected
DIMMB 0 MB width x8 single rank
CBMEM:
IMD: root @ bffff000 254 entries.
IMD: root @ bfffec00 62 entries.
CBMEM entry for DIMM info: 0xbfffe880
POST: 0x3b
POST: 0x3c
POST: 0x3d
TPM initialization.
TPM: Init
Found TPM ST33ZP24 by ST Microelectronics
TPM: Open
TPM: Startup
TPM: command 0x99 returned 0x0
TPM: OK.
POST: 0x3f
MTRR Range: Start=ff000000 End=0 (Size 1000000)
MTRR Range: Start=0 End=1000000 (Size 1000000)
MTRR Range: Start=bf800000 End=c0000000 (Size 800000)
MTRR Range: Start=c0000000 End=c0800000 (Size 800000)
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'fallback/ramstage'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Unmatched 'cmos_layout.bin' at 1b740
CBFS: Checking offset 1bf40
CBFS: File @ offset 1bf40 size 345d
CBFS: Unmatched 'fallback/dsdt.aml' at 1bf40
CBFS: Checking offset 1f400
CBFS: File @ offset 1f400 size a98
CBFS: Unmatched '' at 1f400
CBFS: Checking offset 1fec0
CBFS: File @ offset 1fec0 size 10000
CBFS: Unmatched 'mrc.cache' at 1fec0
CBFS: Checking offset 2ff00
CBFS: File @ offset 2ff00 size 17bef
CBFS: Found @ offset 2ff00 size 17bef
Decompressing stage fallback/ramstage @ 0xbff93fc0 (277520 bytes)
Loading module at bff94000 with entry bff94000. filesize: 0x32b10 memsize: 0x43bd0
Processing 3159 relocs. Offset value of 0xbfe94000
coreboot-4.6-27-gec10c9a11c Wed May 3 23:57:56 UTC 2017 ramstage starting...
POST: 0x39
POST: 0x80
Normal boot.
POST: 0x70
BS: BS_PRE_DEVICE times (us): entry 0 run 2 exit 0
POST: 0x71
BS: BS_DEV_INIT_CHIPS times (us): entry 0 run 3 exit 0
POST: 0x72
Enumerating buses...
Show all devs... Before device enumeration.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
APIC: acac: enabled 0
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 0
PCI: 00:02.0: enabled 1
PCI: 00:14.0: enabled 1
PCI: 00:16.0: enabled 1
PCI: 00:16.1: enabled 0
PCI: 00:16.2: enabled 0
PCI: 00:16.3: enabled 0
PCI: 00:19.0: enabled 1
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.0: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:1c.1: enabled 1
PCI: 00:1c.2: enabled 1
PCI: 00:1c.3: enabled 0
PCI: 00:1c.4: enabled 0
PCI: 00:1c.5: enabled 0
PCI: 00:1c.6: enabled 0
PCI: 00:1c.7: enabled 0
PCI: 00:1d.0: enabled 1
PCI: 00:1e.0: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PNP: 0c31.0: enabled 1
PNP: 00ff.2: enabled 1
PCI: 00:1f.2: enabled 1
PCI: 00:1f.3: enabled 1
I2C: 00:54: enabled 1
I2C: 00:55: enabled 1
I2C: 00:56: enabled 1
I2C: 00:57: enabled 1
I2C: 00:5c: enabled 1
I2C: 00:5d: enabled 1
I2C: 00:5e: enabled 1
I2C: 00:5f: enabled 1
PCI: 00:1f.5: enabled 0
PCI: 00:1f.6: enabled 1
Compare with tree...
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
APIC: acac: enabled 0
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 0
PCI: 00:02.0: enabled 1
PCI: 00:14.0: enabled 1
PCI: 00:16.0: enabled 1
PCI: 00:16.1: enabled 0
PCI: 00:16.2: enabled 0
PCI: 00:16.3: enabled 0
PCI: 00:19.0: enabled 1
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.0: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:1c.1: enabled 1
PCI: 00:1c.2: enabled 1
PCI: 00:1c.3: enabled 0
PCI: 00:1c.4: enabled 0
PCI: 00:1c.5: enabled 0
PCI: 00:1c.6: enabled 0
PCI: 00:1c.7: enabled 0
PCI: 00:1d.0: enabled 1
PCI: 00:1e.0: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PNP: 0c31.0: enabled 1
PNP: 00ff.2: enabled 1
PCI: 00:1f.2: enabled 1
PCI: 00:1f.3: enabled 1
I2C: 00:54: enabled 1
I2C: 00:55: enabled 1
I2C: 00:56: enabled 1
I2C: 00:57: enabled 1
I2C: 00:5c: enabled 1
I2C: 00:5d: enabled 1
I2C: 00:5e: enabled 1
I2C: 00:5f: enabled 1
PCI: 00:1f.5: enabled 0
PCI: 00:1f.6: enabled 1
Root Device scanning...
root_dev_scan_bus for Root Device
CPU_CLUSTER: 0 enabled
DOMAIN: 0000 enabled
DOMAIN: 0000 scanning...
PCI: pci_scan_bus for bus 00
POST: 0x24
PCI: 00:00.0 [8086/0154] ops
PCI: 00:00.0 [8086/0154] enabled
Capability: type 0x0d @ 0x88
Capability: type 0x01 @ 0x80
Capability: type 0x05 @ 0x90
Capability: type 0x10 @ 0xa0
Capability: type 0x0d @ 0x88
Capability: type 0x01 @ 0x80
Capability: type 0x05 @ 0x90
Capability: type 0x10 @ 0xa0
PCI: 00:01.0 subordinate bus PCI Express
PCI: 00:01.0 [8086/0151] disabled
PCI: 00:02.0 [8086/0000] ops
PCI: 00:02.0 [8086/0166] enabled
memalign Enter, boundary 8, size 152, free_mem_ptr bffd3bd0
memalign bffd3bd0
PCI: 00:04.0 [8086/0153] enabled
PCI: 00:14.0 [8086/0000] ops
PCI: 00:14.0 [8086/1e31] enabled
PCI: 00:16.0 [8086/1e3a] ops
PCI: 00:16.0 [8086/1e3a] enabled
PCI: 00:16.1: Disabling device
PCI: 00:16.2: Disabling device
PCI: 00:16.3: Disabling device
PCI: 00:19.0 [8086/1502] enabled
PCI: 00:1a.0 [8086/0000] ops
PCI: 00:1a.0 [8086/1e2d] enabled
PCI: 00:1b.0 [8086/0000] ops
PCI: 00:1b.0 [8086/1e20] enabled
PCH: PCIe Root Port coalescing is enabled
PCI: 00:1c.0 [8086/0000] bus ops
PCI: 00:1c.0 [8086/1e10] enabled
PCI: 00:1c.1 [8086/0000] bus ops
PCI: 00:1c.1 [8086/1e12] enabled
PCI: 00:1c.2 [8086/0000] bus ops
PCI: 00:1c.2 [8086/1e14] enabled
PCI: 00:1c.3: Disabling device
PCI: 00:1c.4: Disabling device
PCI: 00:1c.4: check set enabled
PCI: 00:1c.5: Disabling device
PCI: 00:1c.6: Disabling device
PCI: 00:1c.7: Disabling device
PCH: RPFN 0x76543210 -> 0xfedcb210
PCI: 00:1d.0 [8086/0000] ops
PCI: 00:1d.0 [8086/1e26] enabled
PCI: 00:1e.0: Disabling device
PCI: 00:1f.0 [8086/0000] bus ops
PCI: 00:1f.0 [8086/1e55] enabled
PCI: 00:1f.2 [8086/0000] ops
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
PCI: 00:1f.2 [8086/1e01] enabled
PCI: 00:1f.3 [8086/0000] bus ops
PCI: 00:1f.3 [8086/1e22] enabled
PCI: 00:1f.5: Disabling device
PCI: Static device PCI: 00:1f.6 not found, disabling it.
POST: 0x25
PCI: 00:1c.0 scanning...
do_pci_scan_bridge for PCI: 00:1c.0
PCI: pci_scan_bus for bus 01
POST: 0x24
PCI: 01:00.0 [1180/0000] ops
PCI: 01:00.0 [1180/e822] enabled
POST: 0x25
POST: 0x55
Capability: type 0x05 @ 0x50
Capability: type 0x01 @ 0x78
Capability: type 0x10 @ 0x80
Capability: type 0x10 @ 0x40
Enabling Common Clock Configuration
ASPM: Enabled L0s and L1
scan_bus: scanning of bus PCI: 00:1c.0 took 223 usecs
PCI: 00:1c.1 scanning...
do_pci_scan_bridge for PCI: 00:1c.1
memalign Enter, boundary 8, size 36, free_mem_ptr bffd3c68
memalign bffd3c68
PCI: pci_scan_bus for bus 02
POST: 0x24
memalign Enter, boundary 8, size 152, free_mem_ptr bffd3c8c
memalign bffd3c90
PCI: 02:00.0 [168c/0030] enabled
POST: 0x25
POST: 0x55
Capability: type 0x01 @ 0x40
Capability: type 0x05 @ 0x50
Capability: type 0x10 @ 0x70
Capability: type 0x10 @ 0x40
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpointASPM: Enabled L0s and L1
scan_bus: scanning of bus PCI: 00:1c.1 took 211 usecs
PCI: 00:1c.2 scanning...
do_pci_scan_bridge for PCI: 00:1c.2
memalign Enter, boundary 8, size 36, free_mem_ptr bffd3d28
memalign bffd3d28
PCI: pci_scan_bus for bus 03
POST: 0x24
POST: 0x25
POST: 0x55
memalign Enter, boundary 8, size 152, free_mem_ptr bffd3d4c
memalign bffd3d50
scan_bus: scanning of bus PCI: 00:1c.2 took 52 usecs
PCI: 00:1f.0 scanning...
scan_lpc_bus for PCI: 00:1f.0
memalign Enter, boundary 8, size 2560, free_mem_ptr bffd3de8
memalign bffd3de8
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
PNP: 00ff.1 enabled
PNP: 0c31.0 enabled
recv_ec_data: 0x47
recv_ec_data: 0x32
recv_ec_data: 0x48
recv_ec_data: 0x54
recv_ec_data: 0x33
recv_ec_data: 0x35
recv_ec_data: 0x57
recv_ec_data: 0x57
recv_ec_data: 0x16
recv_ec_data: 0x03
recv_ec_data: 0x40
recv_ec_data: 0x11
EC Firmware ID G2HT35WW-3.22, Version 4.01B
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
recv_ec_data: 0x00
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
recv_ec_data: 0x70
recv_ec_data: 0x90
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
recv_ec_data: 0x70
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
recv_ec_data: 0x70
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
recv_ec_data: 0x00
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
recv_ec_data: 0xa6
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Unmatched 'cpu_microcode_blob.bin' at 156c0
CBFS: Checking offset 1af40
CBFS: File @ offset 1af40 size 3cb
CBFS: Unmatched 'config' at 1af40
CBFS: Checking offset 1b380
CBFS: File @ offset 1b380 size 23e
CBFS: Unmatched 'revision' at 1b380
CBFS: Checking offset 1b600
CBFS: File @ offset 1b600 size 100
CBFS: Unmatched 'cmos.default' at 1b600
CBFS: Checking offset 1b740
CBFS: File @ offset 1b740 size 7a0
CBFS: Found @ offset 1b740 size 7a0
recv_ec_data: 0xa6
recv_ec_data: 0x70
PNP: 00ff.2 enabled
scan_lpc_bus for PCI: 00:1f.0 done
scan_bus: scanning of bus PCI: 00:1f.0 took 4704 usecs
PCI: 00:1f.3 scanning...
scan_generic_bus for PCI: 00:1f.3
bus: PCI: 00:1f.3[0]->I2C: 01:54 enabled
bus: PCI: 00:1f.3[0]->I2C: 01:55 enabled
bus: PCI: 00:1f.3[0]->I2C: 01:56 enabled
bus: PCI: 00:1f.3[0]->I2C: 01:57 enabled
bus: PCI: 00:1f.3[0]->I2C: 01:5c enabled
bus: PCI: 00:1f.3[0]->I2C: 01:5d enabled
bus: PCI: 00:1f.3[0]->I2C: 01:5e enabled
bus: PCI: 00:1f.3[0]->I2C: 01:5f enabled
scan_generic_bus for PCI: 00:1f.3 done
scan_bus: scanning of bus PCI: 00:1f.3 took 19 usecs
POST: 0x55
scan_bus: scanning of bus DOMAIN: 0000 took 5608 usecs
root_dev_scan_bus for Root Device done
scan_bus: scanning of bus Root Device took 5615 usecs
done
BS: BS_DEV_ENUMERATE times (us): entry 0 run 5721 exit 0
POST: 0x73
found VGA at PCI: 00:02.0
Setting up VGA for PCI: 00:02.0
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
Root Device read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0 done
DOMAIN: 0000 read_resources bus 0 link: 0
Adding PCIe enhanced config space BAR 0xf8000000-0xfc000000.
PCI: 00:1a.0 EHCI BAR hook registered
PCI: 00:1c.0 read_resources bus 1 link: 0
PCI: 00:1c.0 read_resources bus 1 link: 0 done
PCI: 00:1c.1 read_resources bus 2 link: 0
PCI: 00:1c.1 read_resources bus 2 link: 0 done
PCI: 00:1c.2 read_resources bus 3 link: 0
PCI: 00:1c.2 read_resources bus 3 link: 0 done
More than one caller of pci_ehci_read_resources from PCI: 00:1d.0
PCI: 00:1f.0 read_resources bus 0 link: 0
PNP: 00ff.1 missing read_resources
PNP: 00ff.2 missing read_resources
PCI: 00:1f.0 read_resources bus 0 link: 0 done
PCI: 00:1f.3 read_resources bus 1 link: 0
PCI: 00:1f.3 read_resources bus 1 link: 0 done
DOMAIN: 0000 read_resources bus 0 link: 0 done
Root Device read_resources bus 0 link: 0 done
Done reading resources.
Show resources in subtree (Root Device)...After reading.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
APIC: acac
DOMAIN: 0000 child on link 0 PCI: 00:00.0
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffff flags 40040200 index 10000100
PCI: 00:00.0
PCI: 00:00.0 resource base f8000000 size 4000000 align 0 gran 0 limit 0 flags f0000200 index 60
PCI: 00:01.0
PCI: 00:02.0
PCI: 00:02.0 resource base 0 size 400000 align 22 gran 22 limit ffffffffffffffff flags 201 index 10
PCI: 00:02.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffffffffffff flags 1201 index 18
PCI: 00:02.0 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 20
PCI: 00:04.0
PCI: 00:04.0 resource base 0 size 8000 align 15 gran 15 limit ffffffffffffffff flags 201 index 10
PCI: 00:14.0
PCI: 00:14.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
PCI: 00:16.0
PCI: 00:16.0 resource base 0 size 10 align 12 gran 4 limit ffffffffffffffff flags 201 index 10
PCI: 00:16.1
PCI: 00:16.2
PCI: 00:16.3
PCI: 00:19.0
PCI: 00:19.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 200 index 10
PCI: 00:19.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:19.0 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 18
PCI: 00:1a.0
PCI: 00:1a.0 resource base 0 size 400 align 12 gran 10 limit ffffffff flags 200 index 10
PCI: 00:1b.0
PCI: 00:1b.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
PCI: 00:1c.0 child on link 0 PCI: 01:00.0
PCI: 00:1c.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
PCI: 00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
PCI: 00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 10
PCI: 00:1c.1 child on link 0 PCI: 02:00.0
PCI: 00:1c.1 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
PCI: 00:1c.1 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
PCI: 00:1c.1 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
PCI: 02:00.0
PCI: 02:00.0 resource base 0 size 20000 align 17 gran 17 limit ffffffffffffffff flags 201 index 10
PCI: 02:00.0 resource base 0 size 10000 align 16 gran 16 limit ffffffff flags 2200 index 30
PCI: 00:1c.2Unknown device path type: 0
child on link 0
PCI: 00:1c.2 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
PCI: 00:1c.2 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
PCI: 00:1c.2 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
Unknown device path type: 0
Unknown device path type: 0
resource base 0 size 800000 align 22 gran 22 limit ffffffff flags 200 index 10
Unknown device path type: 0
resource base 0 size 800000 align 22 gran 22 limit ffffffff flags 1200 index 14
Unknown device path type: 0
resource base 0 size 1000 align 12 gran 12 limit ffff flags 100 index 18
PCI: 00:1c.3
PCI: 00:1c.4
PCI: 00:1c.5
PCI: 00:1c.6
PCI: 00:1c.7
PCI: 00:1d.0
PCI: 00:1d.0 resource base 0 size 400 align 12 gran 10 limit ffffffff flags 200 index 10
PCI: 00:1e.0
PCI: 00:1f.0 child on link 0 PNP: 00ff.1
PCI: 00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
PCI: 00:1f.0 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags c0040200 index 10000100
PCI: 00:1f.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags c0000200 index 3
PCI: 00:1f.0 resource base 1600 size 7c align 0 gran 0 limit 0 flags c0040100 index 10000200
PCI: 00:1f.0 resource base 15e0 size c align 0 gran 0 limit 0 flags c0040100 index 10000300
PNP: 00ff.1
PNP: 00ff.1 resource base 15e0 size 10 align 5 gran 5 limit 0 flags 80000100 index 77
PNP: 0c31.0
PNP: 0c31.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PNP: 0c31.0 resource base fed40000 size 5000 align 0 gran 0 limit 0 flags f0000200 index 0
PNP: 00ff.2
PNP: 00ff.2 resource base 62 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 00ff.2 resource base 66 size 0 align 0 gran 0 limit 0 flags c0000100 index 62
PNP: 00ff.2 resource base 1600 size 0 align 0 gran 0 limit 0 flags c0000100 index 64
PNP: 00ff.2 resource base 1604 size 0 align 0 gran 0 limit 0 flags c0000100 index 66
PCI: 00:1f.2
PCI: 00:1f.2 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
PCI: 00:1f.2 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
PCI: 00:1f.2 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
PCI: 00:1f.2 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
PCI: 00:1f.2 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 20
PCI: 00:1f.2 resource base 0 size 800 align 12 gran 11 limit ffffffff flags 200 index 24
PCI: 00:1f.3 child on link 0 I2C: 01:54
PCI: 00:1f.3 resource base 400 size 20 align 0 gran 0 limit 41f flags f0000100 index 20
PCI: 00:1f.3 resource base 0 size 100 align 12 gran 8 limit ffffffffffffffff flags 201 index 10
I2C: 01:54
I2C: 01:55
I2C: 01:56
I2C: 01:57
I2C: 01:5c
I2C: 01:5d
I2C: 01:5e
I2C: 01:5f
PCI: 00:1f.5
PCI: 00:1f.6
DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
PCI: 00:1c.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
PCI: 00:1c.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff done
PCI: 00:1c.1 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
PCI: 00:1c.1 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff done
PCI: 00:1c.2 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
Unknown device path type: 0
18 * [0x0 - 0xfff] io
PCI: 00:1c.2 io: base: 1000 size: 1000 align: 12 gran: 12 limit: ffff done
PCI: 00:1c.2 1c * [0x0 - 0xfff] io
PCI: 00:02.0 20 * [0x1000 - 0x103f] io
PCI: 00:19.0 18 * [0x1040 - 0x105f] io
PCI: 00:1f.2 20 * [0x1060 - 0x107f] io
PCI: 00:1f.2 10 * [0x1080 - 0x1087] io
PCI: 00:1f.2 18 * [0x1088 - 0x108f] io
PCI: 00:1f.2 14 * [0x1090 - 0x1093] io
PCI: 00:1f.2 1c * [0x1094 - 0x1097] io
DOMAIN: 0000 io: base: 1098 size: 1098 align: 12 gran: 0 limit: ffff done
DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffff
PCI: 00:1c.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:1c.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:1c.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 01:00.0 10 * [0x0 - 0xff] mem
PCI: 00:1c.0 mem: base: 100 size: 100000 align: 20 gran: 20 limit: ffffffff done
PCI: 00:1c.1 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:1c.1 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:1c.1 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 02:00.0 10 * [0x0 - 0x1ffff] mem
PCI: 02:00.0 30 * [0x20000 - 0x2ffff] mem
PCI: 00:1c.1 mem: base: 30000 size: 100000 align: 20 gran: 20 limit: ffffffff done
PCI: 00:1c.2 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
Unknown device path type: 0
14 * [0x0 - 0x7fffff] prefmem
PCI: 00:1c.2 prefmem: base: 800000 size: 800000 align: 22 gran: 20 limit: ffffffff done
PCI: 00:1c.2 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
Unknown device path type: 0
10 * [0x0 - 0x7fffff] mem
PCI: 00:1c.2 mem: base: 800000 size: 800000 align: 22 gran: 20 limit: ffffffff done
PCI: 00:02.0 18 * [0x0 - 0xfffffff] prefmem
PCI: 00:1c.2 24 * [0x10000000 - 0x107fffff] prefmem
PCI: 00:1c.2 20 * [0x10800000 - 0x10ffffff] mem
PCI: 00:02.0 10 * [0x11000000 - 0x113fffff] mem
PCI: 00:1c.0 20 * [0x11400000 - 0x114fffff] mem
PCI: 00:1c.1 20 * [0x11500000 - 0x115fffff] mem
PCI: 00:19.0 10 * [0x11600000 - 0x1161ffff] mem
PCI: 00:14.0 10 * [0x11620000 - 0x1162ffff] mem
PCI: 00:04.0 10 * [0x11630000 - 0x11637fff] mem
PCI: 00:1b.0 10 * [0x11638000 - 0x1163bfff] mem
PCI: 00:19.0 14 * [0x1163c000 - 0x1163cfff] mem
PCI: 00:1f.2 24 * [0x1163d000 - 0x1163d7ff] mem
PCI: 00:1a.0 10 * [0x1163e000 - 0x1163e3ff] mem
PCI: 00:1d.0 10 * [0x1163f000 - 0x1163f3ff] mem
PCI: 00:1f.3 10 * [0x11640000 - 0x116400ff] mem
PCI: 00:16.0 10 * [0x11641000 - 0x1164100f] mem
DOMAIN: 0000 mem: base: 11641010 size: 11641010 align: 28 gran: 0 limit: ffffffff done
avoid_fixed_resources: DOMAIN: 0000
avoid_fixed_resources:@DOMAIN: 0000 10000000 limit 0000ffff
avoid_fixed_resources:@DOMAIN: 0000 10000100 limit ffffffff
constrain_resources: PCI: 00:00.0 60 base f8000000 limit fbffffff mem (fixed)
constrain_resources: PCI: 00:1f.0 10000000 base 00000000 limit 00000fff io (fixed)
constrain_resources: PCI: 00:1f.0 10000200 base 00001600 limit 0000167b io (fixed)
skipping PNP: 00ff.2@60 fixed resource, size=0!
skipping PNP: 00ff.2@62 fixed resource, size=0!
skipping PNP: 00ff.2@64 fixed resource, size=0!
skipping PNP: 00ff.2@66 fixed resource, size=0!
avoid_fixed_resources:@DOMAIN: 0000 10000000 base 0000167c limit 0000ffff
avoid_fixed_resources:@DOMAIN: 0000 10000100 base e0000000 limit f7ffffff
Setting resources...
DOMAIN: 0000 io: base:167c size:1098 align:12 gran:0 limit:ffff
PCI: 00:1c.2 1c * [0x2000 - 0x2fff] io
PCI: 00:02.0 20 * [0x3000 - 0x303f] io
PCI: 00:19.0 18 * [0x3040 - 0x305f] io
PCI: 00:1f.2 20 * [0x3060 - 0x307f] io
PCI: 00:1f.2 10 * [0x3080 - 0x3087] io
PCI: 00:1f.2 18 * [0x3088 - 0x308f] io
PCI: 00:1f.2 14 * [0x3090 - 0x3093] io
PCI: 00:1f.2 1c * [0x3094 - 0x3097] io
DOMAIN: 0000 io: next_base: 3098 size: 1098 align: 12 gran: 0 done
PCI: 00:1c.0 io: base:ffff size:0 align:12 gran:12 limit:ffff
PCI: 00:1c.0 io: next_base: ffff size: 0 align: 12 gran: 12 done
PCI: 00:1c.1 io: base:ffff size:0 align:12 gran:12 limit:ffff
PCI: 00:1c.1 io: next_base: ffff size: 0 align: 12 gran: 12 done
PCI: 00:1c.2 io: base:2000 size:1000 align:12 gran:12 limit:2fff
Unknown device path type: 0
18 * [0x2000 - 0x2fff] io
PCI: 00:1c.2 io: next_base: 3000 size: 1000 align: 12 gran: 12 done
DOMAIN: 0000 mem: base:e0000000 size:11641010 align:28 gran:0 limit:f7ffffff
PCI: 00:02.0 18 * [0xe0000000 - 0xefffffff] prefmem
PCI: 00:1c.2 24 * [0xf0000000 - 0xf07fffff] prefmem
PCI: 00:1c.2 20 * [0xf0800000 - 0xf0ffffff] mem
PCI: 00:02.0 10 * [0xf1000000 - 0xf13fffff] mem
PCI: 00:1c.0 20 * [0xf1400000 - 0xf14fffff] mem
PCI: 00:1c.1 20 * [0xf1500000 - 0xf15fffff] mem
PCI: 00:19.0 10 * [0xf1600000 - 0xf161ffff] mem
PCI: 00:14.0 10 * [0xf1620000 - 0xf162ffff] mem
PCI: 00:04.0 10 * [0xf1630000 - 0xf1637fff] mem
PCI: 00:1b.0 10 * [0xf1638000 - 0xf163bfff] mem
PCI: 00:19.0 14 * [0xf163c000 - 0xf163cfff] mem
PCI: 00:1f.2 24 * [0xf163d000 - 0xf163d7ff] mem
PCI: 00:1a.0 10 * [0xf163e000 - 0xf163e3ff] mem
PCI: 00:1d.0 10 * [0xf163f000 - 0xf163f3ff] mem
PCI: 00:1f.3 10 * [0xf1640000 - 0xf16400ff] mem
PCI: 00:16.0 10 * [0xf1641000 - 0xf164100f] mem
DOMAIN: 0000 mem: next_base: f1641010 size: 11641010 align: 28 gran: 0 done
PCI: 00:1c.0 prefmem: base:f7ffffff size:0 align:20 gran:20 limit:f7ffffff
PCI: 00:1c.0 prefmem: next_base: f7ffffff size: 0 align: 20 gran: 20 done
PCI: 00:1c.0 mem: base:f1400000 size:100000 align:20 gran:20 limit:f14fffff
PCI: 01:00.0 10 * [0xf1400000 - 0xf14000ff] mem
PCI: 00:1c.0 mem: next_base: f1400100 size: 100000 align: 20 gran: 20 done
PCI: 00:1c.1 prefmem: base:f7ffffff size:0 align:20 gran:20 limit:f7ffffff
PCI: 00:1c.1 prefmem: next_base: f7ffffff size: 0 align: 20 gran: 20 done
PCI: 00:1c.1 mem: base:f1500000 size:100000 align:20 gran:20 limit:f15fffff
PCI: 02:00.0 10 * [0xf1500000 - 0xf151ffff] mem
PCI: 02:00.0 30 * [0xf1520000 - 0xf152ffff] mem
PCI: 00:1c.1 mem: next_base: f1530000 size: 100000 align: 20 gran: 20 done
PCI: 00:1c.2 prefmem: base:f0000000 size:800000 align:22 gran:20 limit:f07fffff
Unknown device path type: 0
14 * [0xf0000000 - 0xf07fffff] prefmem
PCI: 00:1c.2 prefmem: next_base: f0800000 size: 800000 align: 22 gran: 20 done
PCI: 00:1c.2 mem: base:f0800000 size:800000 align:22 gran:20 limit:f0ffffff
Unknown device path type: 0
10 * [0xf0800000 - 0xf0ffffff] mem
PCI: 00:1c.2 mem: next_base: f1000000 size: 800000 align: 22 gran: 20 done
Root Device assign_resources, bus 0 link: 0
TOUUD 0x43b600000 TOLUD 0xc2a00000 TOM 0x400000000
MEBASE 0x3fe000000
IGD decoded, subtracting 32M UMA and 2M GTT
TSEG base 0xc0000000 size 8M
Available memory below 4GB: 3072M
Available memory above 4GB: 13238M
DOMAIN: 0000 assign_resources, bus 0 link: 0
PCI: 00:02.0 10 <- [0x00f1000000 - 0x00f13fffff] size 0x00400000 gran 0x16 mem64
PCI: 00:02.0 18 <- [0x00e0000000 - 0x00efffffff] size 0x10000000 gran 0x1c prefmem64
PCI: 00:02.0 20 <- [0x0000003000 - 0x000000303f] size 0x00000040 gran 0x06 io
PCI: 00:04.0 10 <- [0x00f1630000 - 0x00f1637fff] size 0x00008000 gran 0x0f mem64
PCI: 00:14.0 10 <- [0x00f1620000 - 0x00f162ffff] size 0x00010000 gran 0x10 mem64
PCI: 00:16.0 10 <- [0x00f1641000 - 0x00f164100f] size 0x00000010 gran 0x04 mem64
PCI: 00:19.0 10 <- [0x00f1600000 - 0x00f161ffff] size 0x00020000 gran 0x11 mem
PCI: 00:19.0 14 <- [0x00f163c000 - 0x00f163cfff] size 0x00001000 gran 0x0c mem
PCI: 00:19.0 18 <- [0x0000003040 - 0x000000305f] size 0x00000020 gran 0x05 io
PCI: 00:1a.0 EHCI Debug Port hook triggered
PCI: 00:1a.0 10 <- [0x00f163e000 - 0x00f163e3ff] size 0x00000400 gran 0x0a mem
PCI: 00:1a.0 10 <- [0x00f163e000 - 0x00f163e3ff] size 0x00000400 gran 0x0a mem
PCI: 00:1a.0 EHCI Debug Port relocated
PCI: 00:1b.0 10 <- [0x00f1638000 - 0x00f163bfff] size 0x00004000 gran 0x0e mem64
PCI: 00:1c.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 01 io
PCI: 00:1c.0 24 <- [0x00f7ffffff - 0x00f7fffffe] size 0x00000000 gran 0x14 bus 01 prefmem
PCI: 00:1c.0 20 <- [0x00f1400000 - 0x00f14fffff] size 0x00100000 gran 0x14 bus 01 mem
PCI: 00:1c.0 assign_resources, bus 1 link: 0
PCI: 01:00.0 10 <- [0x00f1400000 - 0x00f14000ff] size 0x00000100 gran 0x08 mem
PCI: 00:1c.0 assign_resources, bus 1 link: 0
PCI: 00:1c.1 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 02 io
PCI: 00:1c.1 24 <- [0x00f7ffffff - 0x00f7fffffe] size 0x00000000 gran 0x14 bus 02 prefmem
PCI: 00:1c.1 20 <- [0x00f1500000 - 0x00f15fffff] size 0x00100000 gran 0x14 bus 02 mem
PCI: 00:1c.1 assign_resources, bus 2 link: 0
PCI: 02:00.0 10 <- [0x00f1500000 - 0x00f151ffff] size 0x00020000 gran 0x11 mem64
PCI: 02:00.0 30 <- [0x00f1520000 - 0x00f152ffff] size 0x00010000 gran 0x10 romem
PCI: 00:1c.1 assign_resources, bus 2 link: 0
PCI: 00:1c.2 1c <- [0x0000002000 - 0x0000002fff] size 0x00001000 gran 0x0c bus 03 io
PCI: 00:1c.2 24 <- [0x00f0000000 - 0x00f07fffff] size 0x00800000 gran 0x14 bus 03 prefmem
PCI: 00:1c.2 20 <- [0x00f0800000 - 0x00f0ffffff] size 0x00800000 gran 0x14 bus 03 mem
PCI: 00:1c.2 assign_resources, bus 3 link: 0
Unknown device path type: 0
missing set_resources
PCI: 00:1c.2 assign_resources, bus 3 link: 0
PCI: 00:1d.0 10 <- [0x00f163f000 - 0x00f163f3ff] size 0x00000400 gran 0x0a mem
PCI: 00:1f.0 assign_resources, bus 0 link: 0
PNP: 00ff.1 missing set_resources
PNP: 00ff.2 missing set_resources
PCI: 00:1f.0 assign_resources, bus 0 link: 0
PCI: 00:1f.2 10 <- [0x0000003080 - 0x0000003087] size 0x00000008 gran 0x03 io
PCI: 00:1f.2 14 <- [0x0000003090 - 0x0000003093] size 0x00000004 gran 0x02 io
PCI: 00:1f.2 18 <- [0x0000003088 - 0x000000308f] size 0x00000008 gran 0x03 io
PCI: 00:1f.2 1c <- [0x0000003094 - 0x0000003097] size 0x00000004 gran 0x02 io
PCI: 00:1f.2 20 <- [0x0000003060 - 0x000000307f] size 0x00000020 gran 0x05 io
PCI: 00:1f.2 24 <- [0x00f163d000 - 0x00f163d7ff] size 0x00000800 gran 0x0b mem
PCI: 00:1f.3 10 <- [0x00f1640000 - 0x00f16400ff] size 0x00000100 gran 0x08 mem64
PCI: 00:1f.3 assign_resources, bus 1 link: 0
PCI: 00:1f.3 assign_resources, bus 1 link: 0
DOMAIN: 0000 assign_resources, bus 0 link: 0
Root Device assign_resources, bus 0 link: 0
Done setting resources.
Show resources in subtree (Root Device)...After assigning values.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
APIC: acac
DOMAIN: 0000 child on link 0 PCI: 00:00.0
DOMAIN: 0000 resource base 167c size 1098 align 12 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base e0000000 size 11641010 align 28 gran 0 limit f7ffffff flags 40040200 index 10000100
DOMAIN: 0000 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 3
DOMAIN: 0000 resource base 100000 size bff00000 align 0 gran 0 limit 0 flags e0004200 index 4
DOMAIN: 0000 resource base 100000000 size 33b600000 align 0 gran 0 limit 0 flags e0004200 index 5
DOMAIN: 0000 resource base c0000000 size 2a00000 align 0 gran 0 limit 0 flags f0000200 index 6
DOMAIN: 0000 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 7
DOMAIN: 0000 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 8
DOMAIN: 0000 resource base fed90000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 9
DOMAIN: 0000 resource base fed91000 size 1000 align 0 gran 0 limit 0 flags f0000200 index a
PCI: 00:00.0
PCI: 00:00.0 resource base f8000000 size 4000000 align 0 gran 0 limit 0 flags f0000200 index 60
PCI: 00:01.0
PCI: 00:02.0
PCI: 00:02.0 resource base f1000000 size 400000 align 22 gran 22 limit f13fffff flags 60000201 index 10
PCI: 00:02.0 resource base e0000000 size 10000000 align 28 gran 28 limit efffffff flags 60001201 index 18
PCI: 00:02.0 resource base 3000 size 40 align 6 gran 6 limit 303f flags 60000100 index 20
PCI: 00:04.0
PCI: 00:04.0 resource base f1630000 size 8000 align 15 gran 15 limit f1637fff flags 60000201 index 10
PCI: 00:14.0
PCI: 00:14.0 resource base f1620000 size 10000 align 16 gran 16 limit f162ffff flags 60000201 index 10
PCI: 00:16.0
PCI: 00:16.0 resource base f1641000 size 10 align 12 gran 4 limit f164100f flags 60000201 index 10
PCI: 00:16.1
PCI: 00:16.2
PCI: 00:16.3
PCI: 00:19.0
PCI: 00:19.0 resource base f1600000 size 20000 align 17 gran 17 limit f161ffff flags 60000200 index 10
PCI: 00:19.0 resource base f163c000 size 1000 align 12 gran 12 limit f163cfff flags 60000200 index 14
PCI: 00:19.0 resource base 3040 size 20 align 5 gran 5 limit 305f flags 60000100 index 18
PCI: 00:1a.0
PCI: 00:1a.0 resource base f163e000 size 400 align 12 gran 10 limit f163e3ff flags 60000200 index 10
PCI: 00:1b.0
PCI: 00:1b.0 resource base f1638000 size 4000 align 14 gran 14 limit f163bfff flags 60000201 index 10
PCI: 00:1c.0 child on link 0 PCI: 01:00.0
PCI: 00:1c.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
PCI: 00:1c.0 resource base f7ffffff size 0 align 20 gran 20 limit f7ffffff flags 60081202 index 24
PCI: 00:1c.0 resource base f1400000 size 100000 align 20 gran 20 limit f14fffff flags 60080202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base f1400000 size 100 align 12 gran 8 limit f14000ff flags 60000200 index 10
PCI: 00:1c.1 child on link 0 PCI: 02:00.0
PCI: 00:1c.1 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
PCI: 00:1c.1 resource base f7ffffff size 0 align 20 gran 20 limit f7ffffff flags 60081202 index 24
PCI: 00:1c.1 resource base f1500000 size 100000 align 20 gran 20 limit f15fffff flags 60080202 index 20
PCI: 02:00.0
PCI: 02:00.0 resource base f1500000 size 20000 align 17 gran 17 limit f151ffff flags 60000201 index 10
PCI: 02:00.0 resource base f1520000 size 10000 align 16 gran 16 limit f152ffff flags 60002200 index 30
PCI: 00:1c.2Unknown device path type: 0
child on link 0
PCI: 00:1c.2 resource base 2000 size 1000 align 12 gran 12 limit 2fff flags 60080102 index 1c
PCI: 00:1c.2 resource base f0000000 size 800000 align 22 gran 20 limit f07fffff flags 60081202 index 24
PCI: 00:1c.2 resource base f0800000 size 800000 align 22 gran 20 limit f0ffffff flags 60080202 index 20
Unknown device path type: 0
Unknown device path type: 0
resource base f0800000 size 800000 align 22 gran 22 limit f0ffffff flags 40000200 index 10
Unknown device path type: 0
resource base f0000000 size 800000 align 22 gran 22 limit f07fffff flags 40001200 index 14
Unknown device path type: 0
resource base 2000 size 1000 align 12 gran 12 limit 2fff flags 40000100 index 18
PCI: 00:1c.3
PCI: 00:1c.4
PCI: 00:1c.5
PCI: 00:1c.6
PCI: 00:1c.7
PCI: 00:1d.0
PCI: 00:1d.0 resource base f163f000 size 400 align 12 gran 10 limit f163f3ff flags 60000200 index 10
PCI: 00:1e.0
PCI: 00:1f.0 child on link 0 PNP: 00ff.1
PCI: 00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
PCI: 00:1f.0 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags c0040200 index 10000100
PCI: 00:1f.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags c0000200 index 3
PCI: 00:1f.0 resource base 1600 size 7c align 0 gran 0 limit 0 flags c0040100 index 10000200
PCI: 00:1f.0 resource base 15e0 size c align 0 gran 0 limit 0 flags c0040100 index 10000300
PNP: 00ff.1
PNP: 00ff.1 resource base 15e0 size 10 align 5 gran 5 limit 0 flags 80000100 index 77
PNP: 0c31.0
PNP: 0c31.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PNP: 0c31.0 resource base fed40000 size 5000 align 0 gran 0 limit 0 flags f0000200 index 0
PNP: 00ff.2
PNP: 00ff.2 resource base 62 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 00ff.2 resource base 66 size 0 align 0 gran 0 limit 0 flags c0000100 index 62
PNP: 00ff.2 resource base 1600 size 0 align 0 gran 0 limit 0 flags c0000100 index 64
PNP: 00ff.2 resource base 1604 size 0 align 0 gran 0 limit 0 flags c0000100 index 66
PCI: 00:1f.2
PCI: 00:1f.2 resource base 3080 size 8 align 3 gran 3 limit 3087 flags 60000100 index 10
PCI: 00:1f.2 resource base 3090 size 4 align 2 gran 2 limit 3093 flags 60000100 index 14
PCI: 00:1f.2 resource base 3088 size 8 align 3 gran 3 limit 308f flags 60000100 index 18
PCI: 00:1f.2 resource base 3094 size 4 align 2 gran 2 limit 3097 flags 60000100 index 1c
PCI: 00:1f.2 resource base 3060 size 20 align 5 gran 5 limit 307f flags 60000100 index 20
PCI: 00:1f.2 resource base f163d000 size 800 align 12 gran 11 limit f163d7ff flags 60000200 index 24
PCI: 00:1f.3 child on link 0 I2C: 01:54
PCI: 00:1f.3 resource base 400 size 20 align 0 gran 0 limit 41f flags f0000100 index 20
PCI: 00:1f.3 resource base f1640000 size 100 align 12 gran 8 limit f16400ff flags 60000201 index 10
I2C: 01:54
I2C: 01:55
I2C: 01:56
I2C: 01:57
I2C: 01:5c
I2C: 01:5d
I2C: 01:5e
I2C: 01:5f
PCI: 00:1f.5
PCI: 00:1f.6
Done allocating resources.
BS: BS_DEV_RESOURCES times (us): entry 0 run 2287 exit 0
POST: 0x74
Enabling resources...
PCI: 00:00.0 subsystem <- 17aa/21fa
PCI: 00:00.0 cmd <- 06
PCI: 00:02.0 subsystem <- 17aa/21fa
PCI: 00:02.0 cmd <- 03
PCI: 00:04.0 cmd <- 02
PCI: 00:14.0 subsystem <- 17aa/21fa
PCI: 00:14.0 cmd <- 102
PCI: 00:16.0 subsystem <- 17aa/21fa
PCI: 00:16.0 cmd <- 02
PCI: 00:19.0 subsystem <- 17aa/21f3
PCI: 00:19.0 cmd <- 103
PCI: 00:1a.0 subsystem <- 17aa/21fa
PCI: 00:1a.0 cmd <- 102
PCI: 00:1b.0 subsystem <- 17aa/21fa
PCI: 00:1b.0 cmd <- 102
PCI: 00:1c.0 bridge ctrl <- 0003
PCI: 00:1c.0 subsystem <- 17aa/21fa
PCI: 00:1c.0 cmd <- 106
PCI: 00:1c.1 bridge ctrl <- 0003
PCI: 00:1c.1 subsystem <- 17aa/21fa
PCI: 00:1c.1 cmd <- 106
PCI: 00:1c.2 bridge ctrl <- 0003
PCI: 00:1c.2 subsystem <- 17aa/21fa
PCI: 00:1c.2 cmd <- 107
PCI: 00:1d.0 subsystem <- 17aa/21fa
PCI: 00:1d.0 cmd <- 102
pch_decode_init
PCI: 00:1f.0 subsystem <- 17aa/21fa
PCI: 00:1f.0 cmd <- 107
PCI: 00:1f.2 subsystem <- 17aa/21fa
PCI: 00:1f.2 cmd <- 03
PCI: 00:1f.3 subsystem <- 17aa/21fa
PCI: 00:1f.3 cmd <- 103
PCI: 01:00.0 subsystem <- 17aa/21fa
PCI: 01:00.0 cmd <- 06
PCI: 02:00.0 cmd <- 02
done.
BS: BS_DEV_ENABLE times (us): entry 0 run 126 exit 0
read 6000 from 07e4
wrote 00000004 to 0890
read 03040103 from 0894
read 00000000 from 0880
wrote 00000000 to 0880
POST: 0x75
Initializing devices...
Root Device init ...
Root Device init finished in 0 usecs
POST: 0x75
CPU_CLUSTER: 0 init ...
start_eip=0x00001000, code_size=0x00000031
Setting up SMI for CPU
Loading module at 00038000 with entry 00038000. filesize: 0x160 memsize: 0x160
Processing 10 relocs. Offset value of 0x00038000
Adjusting 00038002: 0x00000024 -> 0x00038024
Adjusting 0003801d: 0x0000003c -> 0x0003803c
Adjusting 00038026: 0x00000024 -> 0x00038024
Adjusting 00038054: 0x000000d8 -> 0x000380d8
Adjusting 00038066: 0x00000160 -> 0x00038160
Adjusting 0003806d: 0x000000c0 -> 0x000380c0
Adjusting 00038075: 0x000000c4 -> 0x000380c4
Adjusting 0003807e: 0x000000d0 -> 0x000380d0
Adjusting 00038085: 0x000000cc -> 0x000380cc
Adjusting 0003808b: 0x000000c8 -> 0x000380c8
SMM Module: stub loaded at 00038000. Will call bffb053d(bffd3b40)
Installing SMM handler to 0xc0000000
Loading module at c0010000 with entry c0011595. filesize: 0x3aa0 memsize: 0x7ac0
Processing 228 relocs. Offset value of 0xc0010000
Adjusting c0010592: 0x00002fd4 -> 0xc0012fd4
Adjusting c00105b1: 0x00002fd4 -> 0xc0012fd4
Adjusting c001066e: 0x000032b5 -> 0xc00132b5
Adjusting c0010685: 0x00002fd4 -> 0xc0012fd4
Adjusting c00106fb: 0x00002fe4 -> 0xc0012fe4
Adjusting c001072e: 0x00002fff -> 0xc0012fff
Adjusting c0010763: 0x00003008 -> 0xc0013008
Adjusting c00107ba: 0x00003029 -> 0xc0013029
Adjusting c0010831: 0x0000303e -> 0xc001303e
Adjusting c0010868: 0x0000305c -> 0xc001305c
Adjusting c001088c: 0x0000307d -> 0xc001307d
Adjusting c00108a5: 0x000030a0 -> 0xc00130a0
Adjusting c0010a7f: 0x00003a80 -> 0xc0013a80
Adjusting c0010a96: 0x000030cc -> 0xc00130cc
Adjusting c0010aa9: 0x00003a80 -> 0xc0013a80
Adjusting c0010ab5: 0x000032f0 -> 0xc00132f0
Adjusting c0010aba: 0x0000330d -> 0xc001330d
Adjusting c0010abf: 0x00003310 -> 0xc0013310
Adjusting c0010ac4: 0x000030d8 -> 0xc00130d8
Adjusting c0010af7: 0x00003a84 -> 0xc0013a84
Adjusting c0010b0d: 0x00000ad3 -> 0xc0010ad3
Adjusting c0010b21: 0x00003a84 -> 0xc0013a84
Adjusting c0010b33: 0x00003a84 -> 0xc0013a84
Adjusting c0010b46: 0x00003121 -> 0xc0013121
Adjusting c0010b4f: 0x000030fc -> 0xc00130fc
Adjusting c001107b: 0x00003146 -> 0xc0013146
Adjusting c00112c7: 0x00003aa0 -> 0xc0013aa0
Adjusting c00112e1: 0x00003aa8 -> 0xc0013aa8
Adjusting c00112ec: 0x00003323 -> 0xc0013323
Adjusting c0011306: 0x00003aa8 -> 0xc0013aa8
Adjusting c001131f: 0x0000314d -> 0xc001314d
Adjusting c001134c: 0x00003166 -> 0xc0013166
Adjusting c0011375: 0x00003a98 -> 0xc0013a98
Adjusting c001138f: 0x00003a00 -> 0xc0013a00
Adjusting c00113a3: 0x00003915 -> 0xc0013915
Adjusting c00113c2: 0x00003946 -> 0xc0013946
Adjusting c00113d9: 0x00003950 -> 0xc0013950
Adjusting c00113f0: 0x00003955 -> 0xc0013955
Adjusting c0011407: 0x0000395e -> 0xc001395e
Adjusting c001141e: 0x0000396b -> 0xc001396b
Adjusting c0011435: 0x00003977 -> 0xc0013977
Adjusting c001144c: 0x00003984 -> 0xc0013984
Adjusting c0011463: 0x0000398f -> 0xc001398f
Adjusting c001147a: 0x0000399b -> 0xc001399b
Adjusting c0011491: 0x000039a5 -> 0xc00139a5
Adjusting c00114a8: 0x000039aa -> 0xc00139aa
Adjusting c00114bf: 0x000039b2 -> 0xc00139b2
Adjusting c00114d6: 0x000039b9 -> 0xc00139b9
Adjusting c00114ed: 0x000039be -> 0xc00139be
Adjusting c0011504: 0x000039c4 -> 0xc00139c4
Adjusting c001151a: 0x000039c9 -> 0xc00139c9
Adjusting c0011530: 0x000039d4 -> 0xc00139d4
Adjusting c0011546: 0x000039d9 -> 0xc00139d9
Adjusting c001155c: 0x000039e2 -> 0xc00139e2
Adjusting c0011572: 0x000039ee -> 0xc00139ee
Adjusting c0011583: 0x000032b3 -> 0xc00132b3
Adjusting c001159f: 0x00003aa0 -> 0xc0013aa0
Adjusting c00115ad: 0x00003aa0 -> 0xc0013aa0
Adjusting c00115be: 0x00003178 -> 0xc0013178
Adjusting c00115d2: 0x00003a88 -> 0xc0013a88
Adjusting c00115dd: 0x00003a88 -> 0xc0013a88
Adjusting c00115f0: 0x00003aa4 -> 0xc0013aa4
Adjusting c00115fc: 0x000031a5 -> 0xc00131a5
Adjusting c001160c: 0x00003a8c -> 0xc0013a8c
Adjusting c0011615: 0x00003a8c -> 0xc0013a8c
Adjusting c0011632: 0x00003aa4 -> 0xc0013aa4
Adjusting c001163b: 0x00003a88 -> 0xc0013a88
Adjusting c001166b: 0x00003335 -> 0xc0013335
Adjusting c0011743: 0x000031b0 -> 0xc00131b0
Adjusting c0011756: 0x000031c0 -> 0xc00131c0
Adjusting c0011796: 0x000031ff -> 0xc00131ff
Adjusting c0011886: 0x00003a94 -> 0xc0013a94
Adjusting c00118a8: 0x0000321e -> 0xc001321e
Adjusting c00118c0: 0x00003220 -> 0xc0013220
Adjusting c00118da: 0x00003a94 -> 0xc0013a94
Adjusting c0011905: 0x00003a94 -> 0xc0013a94
Adjusting c0011927: 0x0000321e -> 0xc001321e
Adjusting c001193f: 0x0000324d -> 0xc001324d
Adjusting c0011959: 0x00003a90 -> 0xc0013a90
Adjusting c0011977: 0x00003a94 -> 0xc0013a94
Adjusting c0011996: 0x0000321e -> 0xc001321e
Adjusting c00119a9: 0x0000328d -> 0xc001328d
Adjusting c00119c3: 0x00003a90 -> 0xc0013a90
Adjusting c00119d6: 0x00003277 -> 0xc0013277
Adjusting c0011a9c: 0x00003a94 -> 0xc0013a94
Adjusting c0011aa1: 0x00003a90 -> 0xc0013a90
Adjusting c0011ab4: 0x00002fc0 -> 0xc0012fc0
Adjusting c0011ade: 0x00002fb8 -> 0xc0012fb8
Adjusting c0011ae3: 0x000032ca -> 0xc00132ca
Adjusting c0011e2c: 0x00003aac -> 0xc0013aac
Adjusting c0011e5b: 0x00003ab0 -> 0xc0013ab0
Adjusting c0011e6e: 0x00003aac -> 0xc0013aac
Adjusting c0011e91: 0x00003ab0 -> 0xc0013ab0
Adjusting c0011edf: 0x00003344 -> 0xc0013344
Adjusting c0011f2c: 0x00003344 -> 0xc0013344
Adjusting c0011f76: 0x00003aac -> 0xc0013aac
Adjusting c001200c: 0x00003360 -> 0xc0013360
Adjusting c001209a: 0x00003388 -> 0xc0013388
Adjusting c001212f: 0x0000349e -> 0xc001349e
Adjusting c0012174: 0x000033f0 -> 0xc00133f0
Adjusting c0012185: 0x00003438 -> 0xc0013438
Adjusting c00121d1: 0x00003458 -> 0xc0013458
Adjusting c0012201: 0x0000347c -> 0xc001347c
Adjusting c0012229: 0x000033b4 -> 0xc00133b4
Adjusting c001225e: 0x000033d2 -> 0xc00133d2
Adjusting c0012274: 0x00003ab0 -> 0xc0013ab0
Adjusting c00122ef: 0x0000359c -> 0xc001359c
Adjusting c00122f4: 0x000034d7 -> 0xc00134d7
Adjusting c0012321: 0x000034df -> 0xc00134df
Adjusting c0012350: 0x00003360 -> 0xc0013360
Adjusting c00123df: 0x00003388 -> 0xc0013388
Adjusting c0012401: 0x00003ab0 -> 0xc0013ab0
Adjusting c001248d: 0x0000349e -> 0xc001349e
Adjusting c00124d2: 0x00003529 -> 0xc0013529
Adjusting c00124e3: 0x00003438 -> 0xc0013438
Adjusting c0012503: 0x00003ab0 -> 0xc0013ab0
Adjusting c0012537: 0x00003570 -> 0xc0013570
Adjusting c001257c: 0x000033b4 -> 0xc00133b4
Adjusting c00125a7: 0x00003502 -> 0xc0013502
Adjusting c0012670: 0x00003a98 -> 0xc0013a98
Adjusting c001267f: 0x000035ad -> 0xc00135ad
Adjusting c001269d: 0x000035b8 -> 0xc00135b8
Adjusting c00126ba: 0x000035c0 -> 0xc00135c0
Adjusting c00126d1: 0x000035c6 -> 0xc00135c6
Adjusting c00126e8: 0x000035ce -> 0xc00135ce
Adjusting c00126ff: 0x000035d4 -> 0xc00135d4
Adjusting c0012716: 0x000035d9 -> 0xc00135d9
Adjusting c001272d: 0x000035e1 -> 0xc00135e1
Adjusting c0012744: 0x000035ea -> 0xc00135ea
Adjusting c001275a: 0x000035ee -> 0xc00135ee
Adjusting c0012770: 0x000035f7 -> 0xc00135f7
Adjusting c0012786: 0x00003600 -> 0xc0013600
Adjusting c001279c: 0x00003971 -> 0xc0013971
Adjusting c00127b2: 0x00003606 -> 0xc0013606
Adjusting c00127c8: 0x0000360c -> 0xc001360c
Adjusting c00127de: 0x00003613 -> 0xc0013613
Adjusting c00127f4: 0x0000361c -> 0xc001361c
Adjusting c0012805: 0x000032b3 -> 0xc00132b3
Adjusting c0012876: 0x00003ab8 -> 0xc0013ab8
Adjusting c00128ad: 0x0000362d -> 0xc001362d
Adjusting c00128cc: 0x0000363b -> 0xc001363b
Adjusting c00128e2: 0x00003658 -> 0xc0013658
Adjusting c0012901: 0x00003665 -> 0xc0013665
Adjusting c0012911: 0x00003672 -> 0xc0013672
Adjusting c0012920: 0x00003627 -> 0xc0013627
Adjusting c001292b: 0x00003622 -> 0xc0013622
Adjusting c0012934: 0x00003683 -> 0xc0013683
Adjusting c001294e: 0x00003695 -> 0xc0013695
Adjusting c001296b: 0x00003a98 -> 0xc0013a98
Adjusting c0012993: 0x000036b5 -> 0xc00136b5
Adjusting c00129a4: 0x00003a98 -> 0xc0013a98
Adjusting c00129d1: 0x000036d7 -> 0xc00136d7
Adjusting c00129ef: 0x000036c6 -> 0xc00136c6
Adjusting c00129f8: 0x00003a98 -> 0xc0013a98
Adjusting c0012a0a: 0x000036e8 -> 0xc00136e8
Adjusting c0012a20: 0x00003a98 -> 0xc0013a98
Adjusting c0012a32: 0x000036fe -> 0xc00136fe
Adjusting c0012a3c: 0x00003abc -> 0xc0013abc
Adjusting c0012a46: 0x00003713 -> 0xc0013713
Adjusting c0012a85: 0x00003ab4 -> 0xc0013ab4
Adjusting c0012a8f: 0x0000373e -> 0xc001373e
Adjusting c0012ab2: 0x00003ab4 -> 0xc0013ab4
Adjusting c0012ad3: 0x00003abc -> 0xc0013abc
Adjusting c0012ada: 0x00003757 -> 0xc0013757
Adjusting c0012adf: 0x00003ab8 -> 0xc0013ab8
Adjusting c0012aea: 0x00003a98 -> 0xc0013a98
Adjusting c0012afc: 0x00003771 -> 0xc0013771
Adjusting c0012b0e: 0x00003a98 -> 0xc0013a98
Adjusting c0012b4e: 0x00003780 -> 0xc0013780
Adjusting c0012b69: 0x00003796 -> 0xc0013796
Adjusting c0012b7e: 0x00003a98 -> 0xc0013a98
Adjusting c0012b90: 0x000037a4 -> 0xc00137a4
Adjusting c0012ba7: 0x00003a98 -> 0xc0013a98
Adjusting c0012bb5: 0x000037ba -> 0xc00137ba
Adjusting c0012bcd: 0x000037ca -> 0xc00137ca
Adjusting c0012be4: 0x000037c4 -> 0xc00137c4
Adjusting c0012bfb: 0x000037cf -> 0xc00137cf
Adjusting c0012c12: 0x000037d8 -> 0xc00137d8
Adjusting c0012c2d: 0x000037dd -> 0xc00137dd
Adjusting c0012c43: 0x000037e5 -> 0xc00137e5
Adjusting c0012c59: 0x000037ea -> 0xc00137ea
Adjusting c0012c6f: 0x000037ee -> 0xc00137ee
Adjusting c0012c80: 0x000032b3 -> 0xc00132b3
Adjusting c0012c8d: 0x00003a98 -> 0xc0013a98
Adjusting c0012c9e: 0x000037f5 -> 0xc00137f5
Adjusting c0012cb3: 0x00003a98 -> 0xc0013a98
Adjusting c0012cdc: 0x00003801 -> 0xc0013801
Adjusting c0012cf9: 0x00003a98 -> 0xc0013a98
Adjusting c0012d12: 0x00003815 -> 0xc0013815
Adjusting c0012d2a: 0x000039f4 -> 0xc00139f4
Adjusting c0012d2f: 0x00003ab8 -> 0xc0013ab8
Adjusting c0012db3: 0x000038f4 -> 0xc00138f4
Adjusting c0012dba: 0x00003829 -> 0xc0013829
Adjusting c0012dc6: 0x00003841 -> 0xc0013841
Adjusting c0012dd2: 0x00003865 -> 0xc0013865
Adjusting c0012e21: 0x00003889 -> 0xc0013889
Adjusting c0012e2a: 0x000038ae -> 0xc00138ae
Adjusting c0012e38: 0x00003a98 -> 0xc0013a98
Adjusting c0012e6b: 0x000038d2 -> 0xc00138d2
Adjusting c0012e7c: 0x00003a98 -> 0xc0013a98
Adjusting c0012ea8: 0x00003a98 -> 0xc0013a98
Adjusting c0012ecc: 0x00003a98 -> 0xc0013a98
Adjusting c0012f67: 0x0000390c -> 0xc001390c
Adjusting c0012f73: 0x00003ab8 -> 0xc0013ab8
Adjusting c0012f8a: 0x00003a98 -> 0xc0013a98
Adjusting c0012fb8: 0x00002fa0 -> 0xc0012fa0
Adjusting c0012fc0: 0x0000057d -> 0xc001057d
Adjusting c0012fc4: 0x00002fa0 -> 0xc0012fa0
Adjusting c0012fcc: 0x000005ee -> 0xc00105ee
Adjusting c0012fd8: 0x000030b8 -> 0xc00130b8
Adjusting c00130b8: 0x000008ee -> 0xc00108ee
Adjusting c00130bc: 0x000008fa -> 0xc00108fa
Adjusting c00130c0: 0x000008fd -> 0xc00108fd
Adjusting c00138f4: 0x00002db7 -> 0xc0012db7
Adjusting c00138f8: 0x00002dc3 -> 0xc0012dc3
Adjusting c00138fc: 0x00002e68 -> 0xc0012e68
Adjusting c0013900: 0x00002dcf -> 0xc0012dcf
Adjusting c0013904: 0x00002e1e -> 0xc0012e1e
Adjusting c0013908: 0x00002e27 -> 0xc0012e27
Adjusting c0013a10: 0x00002cc4 -> 0xc0012cc4
Adjusting c0013a14: 0x000029b4 -> 0xc00129b4
Adjusting c0013a20: 0x00002b9f -> 0xc0012b9f
Adjusting c0013a24: 0x00002668 -> 0xc0012668
Adjusting c0013a28: 0x00002964 -> 0xc0012964
Adjusting c0013a2c: 0x00002b7c -> 0xc0012b7c
Adjusting c0013a34: 0x00002b0b -> 0xc0012b0b
Adjusting c0013a38: 0x00002ae8 -> 0xc0012ae8
Adjusting c0013a54: 0x00002816 -> 0xc0012816
Loading module at c0008000 with entry c0008000. filesize: 0x160 memsize: 0x160
Processing 10 relocs. Offset value of 0xc0008000
Adjusting c0008002: 0x00000024 -> 0xc0008024
Adjusting c000801d: 0x0000003c -> 0xc000803c
Adjusting c0008026: 0x00000024 -> 0xc0008024
Adjusting c0008054: 0x000000d8 -> 0xc00080d8
Adjusting c0008066: 0x00000160 -> 0xc0008160
Adjusting c000806d: 0x000000c0 -> 0xc00080c0
Adjusting c0008075: 0x000000c4 -> 0xc00080c4
Adjusting c000807e: 0x000000d0 -> 0xc00080d0
Adjusting c0008085: 0x000000cc -> 0xc00080cc
Adjusting c000808b: 0x000000c8 -> 0xc00080c8
SMM Module: placing jmp sequence at c0007c00 rel16 0x03fd
SMM Module: placing jmp sequence at c0007800 rel16 0x07fd
SMM Module: placing jmp sequence at c0007400 rel16 0x0bfd
SMM Module: stub loaded at c0008000. Will call c0011595(00000000)
Initializing southbridge SMI... ... pmbase = 0x0500
SMI_STS: MCSMI
PM1_STS:
GPE0_STS: GPIO14 GPIO13 GPIO11 GPIO10 GPIO9 GPIO7 GPIO6 GPIO5 GPIO4 GPIO3 GPIO1 GPIO0 TCO_SCI
ALT_GP_SMI_STS: GPI14 GPI13 GPI11 GPI10 GPI9 GPI7 GPI6 GPI5 GPI4 GPI3 GPI1 GPI0
TCO_STS:
... raise SMI#
In relocation handler: cpu 0
New SMBASE=0xc0000000 IEDBASE=0xc0400000 @ 0003fc00
Writing SMRR. base = 0xc0000006, mask=0xff800800
Relocation complete.
Locking SMM.
Initializing CPU #0
CPU: vendor Intel device 306a9
CPU: family 06, model 3a, stepping 09
POST: 0x60
Enabling cache
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cpu_microcode_blob.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Found @ offset 156c0 size 5800
microcode: sig=0x306a9 pf=0x10 revision=0x1b
CPU: Intel(R) Core(TM) i5-3320M CPU @ 2.60GHz.
memalign Enter, boundary 8, size 24, free_mem_ptr bffd47e8
memalign bffd47e8
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4800
memalign bffd4800
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4818
memalign bffd4818
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4830
memalign bffd4830
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4848
memalign bffd4848
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4860
memalign bffd4860
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4878
memalign bffd4878
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4890
memalign bffd4890
memalign Enter, boundary 8, size 24, free_mem_ptr bffd48a8
memalign bffd48a8
memalign Enter, boundary 8, size 24, free_mem_ptr bffd48c0
memalign bffd48c0
memalign Enter, boundary 8, size 24, free_mem_ptr bffd48d8
memalign bffd48d8
memalign Enter, boundary 8, size 24, free_mem_ptr bffd48f0
memalign bffd48f0
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4908
memalign bffd4908
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4920
memalign bffd4920
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4938
memalign bffd4938
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4950
memalign bffd4950
memalign Enter, boundary 8, size 24, free_mem_ptr bffd4968
memalign bffd4968
MTRR: Physical address space:
0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6
0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0
0x00000000000c0000 - 0x00000000c0000000 size 0xbff40000 type 6
0x00000000c0000000 - 0x00000000e0000000 size 0x20000000 type 0
0x00000000e0000000 - 0x00000000f0000000 size 0x10000000 type 1
0x00000000f0000000 - 0x0000000100000000 size 0x10000000 type 0
0x0000000100000000 - 0x000000043b600000 size 0x33b600000 type 6
MTRR addr 0x0-0x10 set to 6 type @ 0
MTRR addr 0x10-0x20 set to 6 type @ 1
MTRR addr 0x20-0x30 set to 6 type @ 2
MTRR addr 0x30-0x40 set to 6 type @ 3
MTRR addr 0x40-0x50 set to 6 type @ 4
MTRR addr 0x50-0x60 set to 6 type @ 5
MTRR addr 0x60-0x70 set to 6 type @ 6
MTRR addr 0x70-0x80 set to 6 type @ 7
MTRR addr 0x80-0x84 set to 6 type @ 8
MTRR addr 0x84-0x88 set to 6 type @ 9
MTRR addr 0x88-0x8c set to 6 type @ 10
MTRR addr 0x8c-0x90 set to 6 type @ 11
MTRR addr 0x90-0x94 set to 6 type @ 12
MTRR addr 0x94-0x98 set to 6 type @ 13
MTRR addr 0x98-0x9c set to 6 type @ 14
MTRR addr 0x9c-0xa0 set to 6 type @ 15
MTRR addr 0xa0-0xa4 set to 0 type @ 16
MTRR addr 0xa4-0xa8 set to 0 type @ 17
MTRR addr 0xa8-0xac set to 0 type @ 18
MTRR addr 0xac-0xb0 set to 0 type @ 19
MTRR addr 0xb0-0xb4 set to 0 type @ 20
MTRR addr 0xb4-0xb8 set to 0 type @ 21
MTRR addr 0xb8-0xbc set to 0 type @ 22
MTRR addr 0xbc-0xc0 set to 0 type @ 23
MTRR addr 0xc0-0xc1 set to 6 type @ 24
MTRR addr 0xc1-0xc2 set to 6 type @ 25
MTRR addr 0xc2-0xc3 set to 6 type @ 26
MTRR addr 0xc3-0xc4 set to 6 type @ 27
MTRR addr 0xc4-0xc5 set to 6 type @ 28
MTRR addr 0xc5-0xc6 set to 6 type @ 29
MTRR addr 0xc6-0xc7 set to 6 type @ 30
MTRR addr 0xc7-0xc8 set to 6 type @ 31
MTRR addr 0xc8-0xc9 set to 6 type @ 32
MTRR addr 0xc9-0xca set to 6 type @ 33
MTRR addr 0xca-0xcb set to 6 type @ 34
MTRR addr 0xcb-0xcc set to 6 type @ 35
MTRR addr 0xcc-0xcd set to 6 type @ 36
MTRR addr 0xcd-0xce set to 6 type @ 37
MTRR addr 0xce-0xcf set to 6 type @ 38
MTRR addr 0xcf-0xd0 set to 6 type @ 39
MTRR addr 0xd0-0xd1 set to 6 type @ 40
MTRR addr 0xd1-0xd2 set to 6 type @ 41
MTRR addr 0xd2-0xd3 set to 6 type @ 42
MTRR addr 0xd3-0xd4 set to 6 type @ 43
MTRR addr 0xd4-0xd5 set to 6 type @ 44
MTRR addr 0xd5-0xd6 set to 6 type @ 45
MTRR addr 0xd6-0xd7 set to 6 type @ 46
MTRR addr 0xd7-0xd8 set to 6 type @ 47
MTRR addr 0xd8-0xd9 set to 6 type @ 48
MTRR addr 0xd9-0xda set to 6 type @ 49
MTRR addr 0xda-0xdb set to 6 type @ 50
MTRR addr 0xdb-0xdc set to 6 type @ 51
MTRR addr 0xdc-0xdd set to 6 type @ 52
MTRR addr 0xdd-0xde set to 6 type @ 53
MTRR addr 0xde-0xdf set to 6 type @ 54
MTRR addr 0xdf-0xe0 set to 6 type @ 55
MTRR addr 0xe0-0xe1 set to 6 type @ 56
MTRR addr 0xe1-0xe2 set to 6 type @ 57
MTRR addr 0xe2-0xe3 set to 6 type @ 58
MTRR addr 0xe3-0xe4 set to 6 type @ 59
MTRR addr 0xe4-0xe5 set to 6 type @ 60
MTRR addr 0xe5-0xe6 set to 6 type @ 61
MTRR addr 0xe6-0xe7 set to 6 type @ 62
MTRR addr 0xe7-0xe8 set to 6 type @ 63
MTRR addr 0xe8-0xe9 set to 6 type @ 64
MTRR addr 0xe9-0xea set to 6 type @ 65
MTRR addr 0xea-0xeb set to 6 type @ 66
MTRR addr 0xeb-0xec set to 6 type @ 67
MTRR addr 0xec-0xed set to 6 type @ 68
MTRR addr 0xed-0xee set to 6 type @ 69
MTRR addr 0xee-0xef set to 6 type @ 70
MTRR addr 0xef-0xf0 set to 6 type @ 71
MTRR addr 0xf0-0xf1 set to 6 type @ 72
MTRR addr 0xf1-0xf2 set to 6 type @ 73
MTRR addr 0xf2-0xf3 set to 6 type @ 74
MTRR addr 0xf3-0xf4 set to 6 type @ 75
MTRR addr 0xf4-0xf5 set to 6 type @ 76
MTRR addr 0xf5-0xf6 set to 6 type @ 77
MTRR addr 0xf6-0xf7 set to 6 type @ 78
MTRR addr 0xf7-0xf8 set to 6 type @ 79
MTRR addr 0xf8-0xf9 set to 6 type @ 80
MTRR addr 0xf9-0xfa set to 6 type @ 81
MTRR addr 0xfa-0xfb set to 6 type @ 82
MTRR addr 0xfb-0xfc set to 6 type @ 83
MTRR addr 0xfc-0xfd set to 6 type @ 84
MTRR addr 0xfd-0xfe set to 6 type @ 85
MTRR addr 0xfe-0xff set to 6 type @ 86
MTRR addr 0xff-0x100 set to 6 type @ 87
MTRR: Fixed MSR 0x250 0x0606060606060606
MTRR: Fixed MSR 0x258 0x0606060606060606
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x0606060606060606
MTRR: Fixed MSR 0x269 0x0606060606060606
MTRR: Fixed MSR 0x26a 0x0606060606060606
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
call enable_fixed_mtrr()
CPU physical address size: 36 bits
MTRR: default type WB/UC MTRR counts: 3/11.
MTRR: WB selected as default type.
MTRR: 0 base 0x00000000c0000000 mask 0x0000000fe0000000 type 0
MTRR: 1 base 0x00000000e0000000 mask 0x0000000ff0000000 type 1
MTRR: 2 base 0x00000000f0000000 mask 0x0000000ff0000000 type 0
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
POST: 0x93
Setting up local APIC... apic_id: 0x00 done.
POST: 0x9b
VMX is locked, so set_vmx will do nothing
model_x06ax: energy policy set to 6
model_x06ax: frequency set to 2600
Turbo is available but hidden
Turbo has been enabled
CPU: 0 has 2 cores, 2 threads per core
memalign Enter, boundary 8, size 152, free_mem_ptr bffd4980
memalign bffd4980
CPU: 0 has core 1
CPU1: stack_base bffcd000, stack_end bffcdff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 2.
Sending STARTUP #1 to 1.
After apic_write.
In relocation handler: cpu 1
New SMBASE=0xbffffc00 IEDBASE=0xc0400000 @ 0003fc00
Writing SMRR. base = 0xc0000006, mask=0xff800800
Startup point 1.
Waiting for send to finish...
+Sending STARTUP #2 to 1.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #1
memalign Enter, boundary 8, size 152, free_mem_ptr bffd4a18
CPU: vendor Intel device 306a9
memalign bffd4a18
CPU: family 06, model 3a, stepping 09
CPU: 0 has core 2
POST: 0x60
Enabling cache
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cpu_microcode_blob.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Found @ offset 156c0 size 5800
microcode: sig=0x306a9 pf=0x10 revision=0x1b
CPU: Intel(R) Core(TM) i5-3320M CPU @ 2.60GHz.
MTRR: Fixed MSR 0x250 0x0606060606060606
MTRR: Fixed MSR 0x258 0x0606060606060606
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x0606060606060606
MTRR: Fixed MSR 0x269 0x0606060606060606
MTRR: Fixed MSR 0x26a 0x0606060606060606
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
call enable_fixed_mtrr()
CPU physical address size: 36 bits
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
POST: 0x93
Setting up local APIC... apic_id: 0x01 done.
POST: 0x9b
VMX is locked, so set_vmx will do nothing
model_x06ax: energy policy set to 6
model_x06ax: frequency set to 2600
CPU #1 initialized
CPU2: stack_base bffcc000, stack_end bffccff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 2.
Sending STARTUP #1 to 2.
After apic_write.
In relocation handler: cpu 2
Startup point 1.
Waiting for send to finish...
+New SMBASE=0xbffff800 IEDBASE=0xc0400000 @ 0003fc00
Sending STARTUP #2 to 2.
After apic_write.
Writing SMRR. base = 0xc0000006, mask=0xff800800
Startup point 1.
Waiting for send to finish...
+After Startup.
memalign Enter, boundary 8, size 152, free_mem_ptr bffd4ab0
memalign bffd4ab0
CPU: 0 has core 3
Initializing CPU #2
CPU: vendor Intel device 306a9
CPU: family 06, model 3a, stepping 09
POST: 0x60
Enabling cache
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cpu_microcode_blob.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Found @ offset 156c0 size 5800
microcode: sig=0x306a9 pf=0x10 revision=0x0
microcode: updated to revision 0x1b date=2014-05-29
CPU: Intel(R) Core(TM) i5-3320M CPU @ 2.60GHz.
MTRR: Fixed MSR 0x250 0x0606060606060606
MTRR: Fixed MSR 0x258 0x0606060606060606
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x0606060606060606
MTRR: Fixed MSR 0x269 0x0606060606060606
MTRR: Fixed MSR 0x26a 0x0606060606060606
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
call enable_fixed_mtrr()
CPU physical address size: 36 bits
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
POST: 0x93
Setting up local APIC... apic_id: 0x02 done.
POST: 0x9b
VMX is locked, so set_vmx will do nothing
model_x06ax: energy policy set to 6
model_x06ax: frequency set to 2600
CPU #2 initialized
CPU3: stack_base bffcb000, stack_end bffcbff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 2.
Sending STARTUP #1 to 3.
After apic_write.
In relocation handler: cpu 3
New SMBASE=0xbffff400 IEDBASE=0xc0400000 @ 0003fc00
Writing SMRR. base = 0xc0000006, mask=0xff800800
Startup point 1.
Waiting for send to finish...
+Sending STARTUP #2 to 3.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
CPU #0 initialized
Waiting for 1 CPUS to stop
Initializing CPU #3
CPU: vendor Intel device 306a9
CPU: family 06, model 3a, stepping 09
POST: 0x60
Enabling cache
CBFS: 'Master Header Locator' located CBFS at [20100:bfffc0)
CBFS: Locating 'cpu_microcode_blob.bin'
CBFS: Checking offset 0
CBFS: File @ offset 0 size 20
CBFS: Unmatched 'cbfs master header' at 0
CBFS: Checking offset 80
CBFS: File @ offset 80 size 155c4
CBFS: Unmatched 'fallback/romstage' at 80
CBFS: Checking offset 156c0
CBFS: File @ offset 156c0 size 5800
CBFS: Found @ offset 156c0 size 5800
microcode: sig=0x306a9 pf=0x10 revision=0x1b
CPU: Intel(R) Core(TM) i5-3320M CPU @ 2.60GHz.
MTRR: Fixed MSR 0x250 0x0606060606060606
MTRR: Fixed MSR 0x258 0x0606060606060606
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x0606060606060606
MTRR: Fixed MSR 0x269 0x0606060606060606
MTRR: Fixed MSR 0x26a 0x0606060606060606
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
call enable_fixed_mtrr()
CPU physical address size: 36 bits
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
POST: 0x93
Setting up local APIC... apic_id: 0x03 done.
POST: 0x9b
VMX is locked, so set_vmx will do nothing
model_x06ax: energy policy set to 6
model_x06ax: frequency set to 2600
CPU #3 initialized
All AP CPUs stopped (434 loops)
CPU0: stack: bffce000 - bffcf000, lowest used address bffcea20, stack used: 1504 bytes
CPU1: stack: bffcd000 - bffce000, lowest used address bffcdc54, stack used: 940 bytes
CPU2: stack: bffcc000 - bffcd000, lowest used address bffccc54, stack used: 940 bytes
CPU3: stack: bffcb000 - bffcc000, lowest used address bffcbc54, stack used: 940 bytes
CPU_CLUSTER: 0 init finished in 87379 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:00.0 init ...
Disabling PEG12.
Disabling PEG11.
Disabling PEG10.
Disabling PEG60.
Disabling PEG IO clock.
Set BIOS_RESET_CPL
CPU TDP: 35 Watts
PCI: 00:00.0 init finished in 1013 usecs
POST: 0x75
POST: 0x75
PCI: 00:02.0 init ...
GT Power Management Init
IVB GT2 25W-35W Power Meter Weights
GT Power Management Init (post VBIOS)
Initializing VGA without OPROM.
[0.165708] CONFIG =>
[0.165709] (Primary =>
[0.165709] (Port => Internal,
[0.165710] Framebuffer =>
[0.165710] (Width => 1366,
[0.165711] Height => 768,
[0.165711] Stride => 1408,
[0.165712] Offset => 0x00000000,
[0.165712] BPC => 8),
[0.165713] Mode =>
[0.165713] (Dotclock => 75200000,
[0.165714] H_Visible => 1366,
[0.165714] H_Sync_Begin => 1414,
[0.165715] H_Sync_End => 1478,
[0.165715] H_Total => 1582,
[0.165716] V_Visible => 768,
[0.165716] V_Sync_Begin => 772,
[0.165717] V_Sync_End => 779,
[0.165717] V_Total => 792,
[0.165718] H_Sync_Active_High => True,
[0.165718] V_Sync_Active_High => False,
[0.165719] BPC => 5)),
[0.165719] Secondary =>
[0.165720] (Port => Disabled,
[0.165720] Framebuffer =>
[0.165721] (Width => 1,
[0.165721] Height => 1,
[0.165722] Stride => 1,
[0.165722] Offset => 0x00000000,
[0.165723] BPC => 8),
[0.165723] Mode =>
[0.165724] (Dotclock => 24000000,
[0.165724] H_Visible => 1,
[0.165725] H_Sync_Begin => 1,
[0.165725] H_Sync_End => 1,
[0.165726] H_Total => 1,
[0.165726] V_Visible => 1,
[0.165727] V_Sync_Begin => 1,
[0.165727] V_Sync_End => 1,
[0.165728] V_Total => 1,
[0.165728] H_Sync_Active_High => False,
[0.165729] V_Sync_Active_High => False,
[0.165729] BPC => 5)),
[0.165730] Tertiary =>
[0.165730] (Port => Disabled,
[0.165731] Framebuffer =>
[0.165731] (Width => 1,
[0.165732] Height => 1,
[0.165732] Stride => 1,
[0.165733] Offset => 0x00000000,
[0.165733] BPC => 8),
[0.165734] Mode =>
[0.165734] (Dotclock => 24000000,
[0.165735] H_Visible => 1,
[0.165735] H_Sync_Begin => 1,
[0.165736] H_Sync_End => 1,
[0.165736] H_Total => 1,
[0.165737] V_Visible => 1,
[0.165737] V_Sync_Begin => 1,
[0.165738] V_Sync_End => 1,
[0.165738] V_Total => 1,
[0.165739] H_Sync_Active_High => False,
[0.165739] V_Sync_Active_High => False,
[0.165740] BPC => 5)));
PCI: 00:02.0 init finished in 70602 usecs
POST: 0x75
PCI: 00:04.0 init ...
PCI: 00:04.0 init finished in 0 usecs
POST: 0x75
PCI: 00:14.0 init ...
XHCI: Setting up controller.. done.
PCI: 00:14.0 init finished in 7 usecs
POST: 0x75
PCI: 00:16.0 init ...
ME: FW Partition Table : OK
ME: Bringup Loader Failure : NO
ME: Firmware Init Complete : NO
ME: Manufacturing Mode : YES
ME: Boot Options Present : NO
ME: Update In Progress : NO
ME: Current Working State : Recovery
ME: Current Operation State : M0 with UMA
ME: Current Operation Mode : Normal
ME: Error Code : Image Failure
ME: Progress Phase : BUP Phase
ME: Power Management Event : Pseudo-global reset
ME: Progress Phase State : M0 kernel load
ME: BIOS path: Error
PCI: 00:16.0 init finished in 15 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:19.0 init ...
PCI: 00:19.0 init finished in 0 usecs
POST: 0x75
PCI: 00:1a.0 init ...
EHCI: Setting up controller.. done.
PCI: 00:1a.0 init finished in 12 usecs
POST: 0x75
PCI: 00:1b.0 init ...
Azalia: base = f1638000
Azalia: codec_mask = 09
Azalia: Initializing codec #3
Azalia: codec viddid: 80862806
Azalia: verb_size: 16
Azalia: verb loaded.
Azalia: Initializing codec #0
Azalia: codec viddid: 10ec0269
Azalia: verb_size: 76
Azalia: verb loaded.
PCI: 00:1b.0 init finished in 5972 usecs
POST: 0x75
PCI: 00:1c.0 init ...
Initializing PCH PCIe bridge.
PCI: 00:1c.0 init finished in 10 usecs
POST: 0x75
PCI: 00:1c.1 init ...
Initializing PCH PCIe bridge.
2147375478 bytes lost