blob: 620a15cbabe658b951bac4e3b62a979a7beba054 [file] [log] [blame]
Kyösti Mälkki72d42f82014-06-01 23:48:31 +00001/*
2 * This file is part of the flashrom project.
3 *
4 * Copyright (C) 2011 Carl-Daniel Hailfinger
5 * Copyright (C) 2012 Kyösti Mälkki <kyosti.malkki@gmail.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; version 2 of the License.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
Kyösti Mälkki72d42f82014-06-01 23:48:31 +000015 */
16
17#include <stdlib.h>
18#include "flash.h"
19#include "programmer.h"
20#include "hwaccess.h"
21
22static uint8_t *it8212_bar = NULL;
23
24#define PCI_VENDOR_ID_ITE 0x1283
25
Thomas Heijligen4f5169d2021-05-04 15:32:17 +020026static const struct dev_entry devs_it8212[] = {
Stefan Tauner6697f712014-08-06 15:09:15 +000027 {PCI_VENDOR_ID_ITE, 0x8212, NT, "ITE", "8212F PATA RAID"},
Kyösti Mälkki72d42f82014-06-01 23:48:31 +000028
Evgeny Zinoviev83c56b82019-11-05 17:47:43 +030029 {0},
Kyösti Mälkki72d42f82014-06-01 23:48:31 +000030};
31
32#define IT8212_MEMMAP_SIZE (128 * 1024)
33#define IT8212_MEMMAP_MASK (IT8212_MEMMAP_SIZE - 1)
34
Edward O'Callaghanad8eb602021-05-24 20:33:45 +100035static void it8212_chip_writeb(const struct flashctx *flash, uint8_t val, chipaddr addr)
36{
37 pci_mmio_writeb(val, it8212_bar + (addr & IT8212_MEMMAP_MASK));
38}
39
40static uint8_t it8212_chip_readb(const struct flashctx *flash, const chipaddr addr)
41{
42 return pci_mmio_readb(it8212_bar + (addr & IT8212_MEMMAP_MASK));
43}
44
Carl-Daniel Hailfingera5bcbce2014-07-19 22:03:29 +000045static const struct par_master par_master_it8212 = {
Kyösti Mälkki72d42f82014-06-01 23:48:31 +000046 .chip_readb = it8212_chip_readb,
47 .chip_readw = fallback_chip_readw,
48 .chip_readl = fallback_chip_readl,
49 .chip_readn = fallback_chip_readn,
50 .chip_writeb = it8212_chip_writeb,
51 .chip_writew = fallback_chip_writew,
52 .chip_writel = fallback_chip_writel,
53 .chip_writen = fallback_chip_writen,
54};
55
Thomas Heijligen4f5169d2021-05-04 15:32:17 +020056static int it8212_init(void)
Kyösti Mälkki72d42f82014-06-01 23:48:31 +000057{
58 if (rget_io_perms())
59 return 1;
60
61 struct pci_dev *dev = pcidev_init(devs_it8212, PCI_ROM_ADDRESS);
62 if (!dev)
63 return 1;
64
65 /* Bit 0 is address decode enable, 17-31 the base address, everything else reserved/zero. */
Stefan Tauner0ccec8f2014-06-01 23:49:03 +000066 uint32_t io_base_addr = pcidev_readbar(dev, PCI_ROM_ADDRESS) & 0xFFFFFFFE;
Kyösti Mälkki72d42f82014-06-01 23:48:31 +000067 if (!io_base_addr)
68 return 1;
69
70 it8212_bar = rphysmap("IT8212F flash", io_base_addr, IT8212_MEMMAP_SIZE);
71 if (it8212_bar == ERROR_PTR)
72 return 1;
73
74 /* Restore ROM BAR decode state automatically at shutdown. */
75 rpci_write_long(dev, PCI_ROM_ADDRESS, io_base_addr | 0x01);
76
77 max_rom_decode.parallel = IT8212_MEMMAP_SIZE;
Anastasia Klimchuk6a5db262021-05-21 09:40:58 +100078 register_par_master(&par_master_it8212, BUS_PARALLEL, NULL);
Kyösti Mälkki72d42f82014-06-01 23:48:31 +000079 return 0;
80}
Thomas Heijligen4f5169d2021-05-04 15:32:17 +020081const struct programmer_entry programmer_it8212 = {
82 .name = "it8212",
83 .type = PCI,
84 .devs.dev = devs_it8212,
85 .init = it8212_init,
86 .map_flash_region = fallback_map,
87 .unmap_flash_region = fallback_unmap,
88 .delay = internal_delay,
89};