Gitiles
Code Review Sign In
review.coreboot.org / coreboot / refs/heads/main / src / northbridge / intel / haswell / native_raminit
  1. ca3764a nb/intel/haswell: Use <device/dram/ddr3.h> by Elyes Haouas · 8 weeks ago
  2. 78ba7a7 device/dram/ddr{3,4}: Rename spd_raw_data for specific DDR by Elyes Haouas · 8 weeks ago
  3. 520dae1 tree: Drop unused <delay.h> by Elyes Haouas · 3 months ago
  4. 8b1aa38 northbridge: Rename Makefiles from .inc to .mk by Martin Roth · 6 months ago
  5. 1b25422 haswell NRI: Collect SPD info by Angel Pons · 2 years, 2 months ago
  6. ba7ab73 nb/intel/haswell/nri: Only do CPU replacement check on cold boots by Angel Pons · 2 years ago
  7. 1c9a8d8 nb/intel/haswell: Add native raminit scaffolding by Angel Pons · 2 years, 2 months ago
  8. 49509189 sb/intel/lynxpoint: Add native PCH init by Angel Pons · 2 years, 2 months ago
  9. 9c8c858 sb/intel/lynxpoint: Add native thermal init by Angel Pons · 2 years, 2 months ago
  10. 70c6185 sb/intel/lynxpoint: Add native USB init by Angel Pons · 2 years, 2 months ago
  11. 322b1c3 haswell/lynxpoint: Add native early ME init by Angel Pons · 2 years, 2 months ago
  12. 567ece4 haswell/lynxpoint: Add native DMI init by Angel Pons · 2 years, 2 months ago
  13. 9fdd557 nb/intel/haswell: Introduce option to not use MRC.bin by Angel Pons · 2 years, 2 months ago