Gitiles
Code Review Sign In
review.coreboot.org / coreboot / f4c496d3e3e779b3d870d13e1e359a3b5f7087cb / src / southbridge / intel / i82801ix / i82801ix.c
  1. d5fde1c sb/intel/i82801ix/i82801ix.c: Align with i82801jx by Angel Pons · 4 years ago
  2. 6740647 sb/intel/i82801ix: Use PCI bitwise ops by Angel Pons · 4 years, 1 month ago
  3. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 2 months ago
  4. b9d2e22 sb/intel/i82801ix: Fix 16-bit read/write PCI_COMMAND register by Elyes HAOUAS · 4 years, 3 months ago
  5. 182dbde src/southbridge: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 3 months ago
  6. f3f36fa src (minus soc and mainboard): Remove copyright notices by Patrick Georgi · 4 years, 4 months ago
  7. 38d2540 src/southbridge: Remove unused <stdlib.h> by Elyes HAOUAS · 4 years, 8 months ago
  8. ff744bf src/southbridge: change "unsigned" to "unsigned int" by Martin Roth · 4 years, 9 months ago
  9. 12b121c southbridge/intel: Tidy up preprocessor and headers by Kyösti Mälkki · 5 years ago
  10. cd49cce coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) by Julius Werner · 5 years ago
  11. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  12. e737755 device: Use pcidev_path_on_root() by Kyösti Mälkki · 6 years ago
  13. c70eed1 device: Use pcidev_on_root() by Kyösti Mälkki · 6 years ago
  14. 97c8089 sb/intel/i82801[ij]x: do not set Chipset Initialization Register (CIR) 5 by Stefan Tauner · 6 years ago
  15. cea31ea sb/intel/i82801[ij]x: use (more) RCBA register names instead of magic numbers by Stefan Tauner · 6 years ago
  16. 8aa5073 sb/intel/i82801ix: Get rid of device_t by Elyes HAOUAS · 6 years ago
  17. 7a1a3ad southbridge/intel: add IS_ENABLED() around Kconfig symbol references by Martin Roth · 7 years ago
  18. 6f66f41 PCI ops: MMCONF_SUPPORT_DEFAULT is required by Kyösti Mälkki · 8 years ago
  19. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  20. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  21. 06667a5 gm45: Move S3 detection to enable stage. by Vladimir Serbinenko · 10 years ago
  22. 9b143e1 intel/i82801ix: remove explicit pcie config accesses by Kyösti Mälkki · 11 years ago
  23. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 11 years ago
  24. e72a8a3 intel/i82801ix: new southbridge, ICH9 by Patrick Georgi · 12 years ago