Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
f2e206a7fd4ce9dbc2c033d6d13bb3c024526e46
/
src
/
northbridge
/
intel
/
sandybridge
/
gma.c
f2e206a
x230: Deploy VBT
by Vladimir Serbinenko
· 10 years ago
1783a3c
ivybridge: LVDS gfx init.
by Vladimir Serbinenko
· 10 years ago
7686a56
sandy/ivybridge: Native raminit.
by Vladimir Serbinenko
· 10 years ago
12fcb86
sandybridge: Pass chip info to i915lightup.
by Vladimir Serbinenko
· 10 years ago
ab56b3b
ChromeOS: Remove oprom_is_loaded
by Kyösti Mälkki
· 11 years ago
30fe612
MTRR: Mark all prefetchable resources as WRCOMB.
by Vladimir Serbinenko
· 11 years ago
f567f16
sandybridge: add option to mark graphics memory write-combining.
by Aaron Durbin
· 11 years ago
bb4e79a
x86: add new mtrr implementation
by Aaron Durbin
· 11 years ago
69efaa0
Google Link: Add remaining code to support native graphics
by Ronald G. Minnich
· 11 years ago
a46a712
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
by Paul Menzel
· 11 years ago
816e9d1
Support for Celeron 1007U
by Stefan Reinauer
· 12 years ago
4c8027a
Make register/value lists const
by Stefan Reinauer
· 12 years ago
efff733
Refactor driver structs
by Patrick Georgi
· 12 years ago
da83a5f
Fixes to enable RC6 on IvyBridge
by Duncan Laurie
· 12 years ago
8508cff
Update Ivybridge GT power meter tables
by Duncan Laurie
· 12 years ago
dd585b8
Update ivybridge graphics initialization
by Duncan Laurie
· 12 years ago
e9dfdd9
Reverse Vendor ID & Device ID for map_oprom_vendev()
by Martin Roth
· 12 years ago
00636b0
Add support for Intel Sandybridge CPU (northbridge part)
by Stefan Reinauer
· 12 years ago