Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
f2dfef01e1fdf9d8218f0bc6ecfc3f943dc4d2a1
/
src
/
southbridge
/
amd
/
pi
/
hudson
/
lpc.c
f2dfef0
southbridge/amd/pi: Add support for new AMD southbridge Kern
by WANG Siyuan
· 9 years ago
4565aea
southbridge/amd/{agesa,pi}/hudson/lpc.c: Sync together
by Edward O'Callaghan
· 9 years ago
d0e212c
devicetree: Discriminate device ops scan_bus()
by Kyösti Mälkki
· 9 years ago
83f81ca
acpi: Remove monolithic ACPI
by Vladimir Serbinenko
· 10 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
8d9a1bd
southbridge/amd/pi: Add initialization of 8254 and 8259
by Dave Frodin
· 9 years ago
5c015f0
southbridge/amd/pi: write_hpet requires additional config option
by Dave Frodin
· 10 years ago
bc21a41
southbridge/amd/pi: Rename Avalon to Hudson
by Dave Frodin
· 10 years ago
[Renamed from src/southbridge/amd/pi/avalon/lpc.c]
0b5b541
AMD binaryPI 00730F01: Switch to per-device ACPI
by Kyösti Mälkki
· 10 years ago
03abaee21
drivers/pc80/mc146818rtc: Assume we always have ALTCENTURY
by Gabe Black
· 10 years ago
e8b4da2
AMD: Isolate AGESA and PI build environments for southbridge
by Kyösti Mälkki
· 10 years ago