Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
f1b58b78351d7ed220673e688a2f7bc9e96da4e2
/
src
/
soc
/
intel
/
braswell
/
southcluster.c
f1b58b7
device/pci: Fix PCI accessor headers
by Kyösti Mälkki
· 5 years ago
255f35c
src/soc/intel/braswell/southcluster.c: Config ISA DMA controller
by Frans Hendriks
· 6 years ago
9348413
soc/intel/braswell: Correct configuration of interrupts
by Frans Hendriks
· 6 years ago
bd5233e
src/soc/intel/braswell/southcluster.c: Config i8254 timer
by Frans Hendriks
· 6 years ago
4b2c12f
src/soc/intel/braswell/southcluster.c: Replace fixed values by defines
by Frans Hendriks
· 6 years ago
8a5283a
src: Remove unneeded include <cbmem.h>
by Elyes HAOUAS
· 6 years ago
392d699
src/soc/intel/braswell/romstage/romstage.c: Perform RTC init in romstage
by Frans Hendriks
· 6 years ago
a342f39
src: Remove unneeded whitespace
by Elyes HAOUAS
· 6 years ago
d44221f
Move compiler.h to commonlib
by Nico Huber
· 6 years ago
b13fac3
soc/intel/braswell: Get rid of device_t
by Elyes HAOUAS
· 6 years ago
6403167
compiler.h: add __weak macro
by Aaron Durbin
· 6 years ago
b19e33f
soc/intel/braswell: refactor rtc failure checking
by Aaron Durbin
· 7 years ago
3fa80a9
soc/intel/braswell: Put SERIRQ in quiet mode
by Hannah Williams
· 7 years ago
2cfdde7
soc/intel/braswell: Fix SPI write after FLOCKDN is set
by Hannah Williams
· 9 years ago
d94cff6
soc/intel/braswell: Fix most of the issues detected by checkpatch
by Lee Leahy
· 7 years ago
1072e7d
soc/intel/braswell: Add int to unsigned
by Lee Leahy
· 7 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
2bc9cee
Braswell: Update the ACPI tables
by Lee Leahy
· 9 years ago
3247172
Braswell: Add Braswell SOC support
by Lee Leahy
· 9 years ago
25509ee
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
77ff0b1
Braswell: Use Baytrail as Comparison Base
by Lee Leahy
· 9 years ago