Gitiles
Code Review Sign In
review.coreboot.org / coreboot / f1b58b78351d7ed220673e688a2f7bc9e96da4e2 / src / soc / intel / baytrail / lpe.c
  1. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  2. 17a3ceb soc/intel/baytrail: Get rid of device_t by Elyes HAOUAS · 6 years ago
  3. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  4. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  5. 18ea2d3 baytrail: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  6. bde6d30 x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer by Kevin Paul Herbert · 10 years ago
  7. 51d787a rambi/baytrail: ACPI, GPIO, audio, misc updates by Shawn Nematbakhsh · 11 years ago
  8. f4fe3c3 baytrail: lpe audio device needs memory for its firmware by Aaron Durbin · 11 years ago
  9. 4334c87 baytrail: enable lpe resources assigned to device by Aaron Durbin · 11 years ago
  10. 8cbf47f baytrail: add lpe codec clock configuration by Aaron Durbin · 11 years ago
  11. 97651c5 baytrail: add audio clock workaround for LPE by Aaron Durbin · 11 years ago