Gitiles
Code Review Sign In
review.coreboot.org / coreboot / eedf6d8aa81e85b52d3c150dc992cbfb3077988d / src / soc / intel / skylake / chip_fsp20.c
  1. eedf6d8 soc/intel/skylake: Disable Legacy PME for Root ports by Naresh G Solanki · 8 years ago
  2. 2c3054c soc/intel/skylake: Add USB Port Over Current (OC) Pin programming by Subrata Banik · 8 years ago
  3. c6ec8dd fsp2_0: implement stage cache for silicon init by Brandon Breitenstein · 8 years ago
  4. ed14a4e soc/intel/skylake: move i2c voltage config to own variable by Aaron Durbin · 8 years ago
  5. a2d4062 soc/intel/skylake: Add FSP 2.0 support in ramstage by Naresh G Solanki · 8 years ago
  6. 1222a73 skylake: Add initial FSP2.0 support by Rizwan Qureshi · 8 years ago[Copied (61%) from src/soc/intel/skylake/include/soc/ramstage.h]
  7. 2f6fb9f skylake: Add ACPI device name handler by Duncan Laurie · 8 years ago
  8. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  9. 94b856e FSP 1.1: Move common FSP code by Lee Leahy · 9 years ago
  10. 1d14b3e soc/intel: Add Skylake SOC support by Lee Leahy · 9 years ago
  11. b000513 soc/intel/skylake: Use Broadwell as comparision base for Skylake SOC by Lee Leahy · 9 years ago