Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
e8f366474a05c143bae05a16e4c67609f8dee429
/
src
/
soc
/
intel
/
broadwell
/
pcie.c
e8f3664
Broadwell: Synchronization with FRC for Root Port Power Management
by Kenji Chen
· 10 years ago
4ee4bd5
broadwell: Change all SoC headers to <soc/headername.h> system
by Julius Werner
· 10 years ago
94fea49
Broadwell: Fix PCIe L1 Sub-State capability ID not filled.
by Kenji Chen
· 10 years ago
b71d9b8
Broadwell: Select PCIE_L1_SUB_STATE and apply Broadwell settings.
by Kenji Chen
· 10 years ago
e383feb
Broadwell: Synchronize for power management with FRC
by Kenji Chen
· 10 years ago
c373f50
Broadwell: Synchronize RO, Link Arbiter, and OBFF with FRC
by Kenji Chen
· 10 years ago
8ef55ee
Broadwell: Revise programming flow for write-once registers
by Kenji Chen
· 10 years ago
87d4a20
broadwell: Configure IOSF Port and Grant Count
by Kenji Chen
· 10 years ago
642e598
broadwell: Update PCIe configuration to follow BWG
by Kane Chen
· 10 years ago
4613472
broadwell: Fix some errors in selftest
by Kane Chen
· 10 years ago
4fef5a2
broadwell: Apply pcie updates from 2.1.0 ref code
by Kane Chen
· 10 years ago
446fb8e
broadwell: Misc updates from 2.1.0 ref code
by Duncan Laurie
· 10 years ago
de7ed6f
intel/broadwell: Spelling fixes
by Martin Roth
· 10 years ago
c88c54c
broadwell: add new intel SOC
by Duncan Laurie
· 10 years ago