Gitiles
Code Review Sign In
review.coreboot.org / coreboot / e119d86ca87937d45e67d00da722c28ac7ceaa9e / src / northbridge / intel / x4x / Makefile.inc
  1. aba8fb1 intel/i945,gm45,pineview,x4x: Move stage cache support function by Kyösti Mälkki · 5 years ago
  2. a402a9e nb/intel/x4x: Put stage cache in TSEG by Arthur Heymans · 6 years ago
  3. 4ff675e nb/intel/x4x: Switch to POSTCAR_STAGE by Arthur Heymans · 6 years ago
  4. a2cc231 nb/intel/x4x: Rename a things that are not specific to DDR2 by Arthur Heymans · 7 years ago
  5. 95c48cb nb/intel/x4x: Implement both read and write training by Arthur Heymans · 7 years ago
  6. 0bf87de nb/intel/x4x: Refactor setting default dll settings by Arthur Heymans · 7 years ago
  7. 6d7a8c1 nb/intel/x4x/raminit: Rework receive enable calibration by Arthur Heymans · 7 years ago
  8. ef7e98a nb/intel/x4x: Implement resume from S3 suspend by Arthur Heymans · 8 years ago
  9. a090ae0 nb/intel/x4x: Add DMI/EP init by Damien Zammit · 8 years ago
  10. 4b513a6 northbridge/intel/x4x: Native raminit by Damien Zammit · 9 years ago
  11. 43a1f78 northbridge/intel/x4x: Intel 4-series northbridge support by Damien Zammit · 9 years ago