Gitiles
Code Review Sign In
review.coreboot.org / coreboot / dfc2b31517535c8a969fadeec4e18172201cf160 / src / soc
  1. dfc2b31 soc/apollolake: Add initial cache-as-ram setup for bootblock by Alexandru Gagniuc · 9 years ago
  2. c52d4f5 util/marvell: Add Marvell doimage utility and dependency in relevant Makefile by Ruilin Hao · 9 years ago
  3. 59ff340 Kconfig: Move defaults for CBFS_SIZE by Martin Roth · 8 years ago
  4. 89c61b5 soc/intel/quark: Report CPU info by Lee Leahy · 8 years ago
  5. d4edacb soc/intel/quark: Call FSP SiliconInit by Lee Leahy · 8 years ago
  6. 43cdff6 soc/intel/quark: MTRR support by Lee Leahy · 8 years ago
  7. 3968653 soc/fsp_baytrail: Add support for FSP MR 005 by Ben Gardner · 8 years ago
  8. 318ef96 soc/intel/quark: FSP MemoryInit Support by Lee Leahy · 8 years ago
  9. 42636a7 rockchip/rk3288: UART uses 32bit wide registers by Patrick Georgi · 8 years ago
  10. 4852dec intel/skylake: Add gpio macro for unused GPIO pins by david · 9 years ago
  11. 87df8d0 soc/intel/quark: Enable Serial Port by Lee Leahy · 8 years ago
  12. 16ff859 nhlt: add api to override oem_id and oem_table_id of acpi_header_t by Fang, Yang A · 8 years ago
  13. 3cbf8d9 chromeos: Remove CONFIG_VBNV_SIZE variable by Duncan Laurie · 8 years ago
  14. a7ba56e soc/intel/quark: Add TempRamInit support by Lee Leahy · 8 years ago
  15. 9fd0895 soc/intel/quark: Enable ESRAM by Lee Leahy · 8 years ago
  16. 6c1bf27 intel/skylake: disable ACPI PM Timer to enable XTAL OSC shutdown by Archana Patni · 9 years ago
  17. 50c3ba2 intel/skylake: unconditionally set SPI controller BAR by Aaron Durbin · 9 years ago
  18. cbc3c37 intel/skylake: implement vboot_platform_prepare_reboot() by Aaron Durbin · 8 years ago
  19. a1faa4c intel/skylake: implement vboot_platform_is_resuming() by Aaron Durbin · 8 years ago
  20. 9dca83c intel/skylake: Display ME firmware status before os boot by Dhaval Sharma · 8 years ago
  21. 2ed7eb7 soc/intel/quark: Add minimal Quark SoC X1000 files by Lee Leahy · 9 years ago
  22. de4defb soc/marvell/armada38x: Add i2c driver for armada38x by Ruilin Hao · 9 years ago
  23. c1b9e79 soc/marvell/armada38x: Add gpio driver for armada38x by Ruilin Hao · 9 years ago
  24. 5b429ac soc/marvell/armada38x: Add spi driver for armada38x by Ruilin Hao · 9 years ago
  25. 2c8b0b1 soc/marvell/armada38x: Add generic support for armada38x by Ruilin Hao · 9 years ago
  26. 9590992 soc/intel/common: Use SoC specific routine to read/write MTRRs by Lee Leahy · 8 years ago
  27. b00ddec Kconfig: indent with tabs, not spaces. by Martin Roth · 8 years ago
  28. e0918bb drivers/intel/fsp1_1: Fix spelling error in API and copyright by Lee Leahy · 8 years ago
  29. 7e86cd4 soc/intel: Add skeleton infrastructure for Apollolake SOC by Alexandru Gagniuc · 9 years ago
  30. 5166827 soc/braswell: Fix Global NVS base address by Hannah Williams · 8 years ago
  31. 3e3d969 src/: Chmod 644 all .c, .h, .asl, .inc, .cb, .hex, & Kconfig files by Martin Roth · 8 years ago
  32. fbdc719 intel/skylake: Implement native Cache-as-RAM (CAR) by Subrata Banik · 8 years ago
  33. cc728f0 soc/braswell: Add interface to program USB2_COMPBG register by shkim · 9 years ago
  34. 01be52e soc/braswell/acpi/DPTF: Write TCHG state on AC connect. by Jenny TC · 9 years ago
  35. ba6dfe4 soc/braswell/acpi: Fix CID1 offset in comment by Hannah Williams · 8 years ago
  36. d077b58 soc/braswell: Fix issues found during static code analysis by Ravi Sarawadi · 9 years ago
  37. b1e4bd0 Braswell: Separate L1 Sub State init procedure for boards. by Kenji Chen · 9 years ago
  38. c4153c1 Strago: Enable CA Mirror by Shobhit Srivastava · 9 years ago
  39. 89a6685 soc/braswell: Disable SD card detect simulation in FSP by Divya Sasidharan · 9 years ago
  40. b0eb594 soc/braswell: Set max frequency to be turbo frequency by Hannah Williams · 9 years ago
  41. aff502e soc/braswell: Fix DSP clock by fdurairx · 9 years ago
  42. b092c9e drivers/intel/fsp1_1: Remove extra include references by Lee Leahy · 9 years ago
  43. 97f09c3 soc/braswell: Fix leakage on V1P8S rail by Shobhit Srivastava · 9 years ago
  44. fc5489f soc/braswell: Add macro NATIVE_INT_PU20K by Hannah Williams · 8 years ago
  45. ed7275f Braswell: Implement Gpio library functions to read RAMID by Subrata Banik · 9 years ago
  46. e3413cc mediatek/mt8173: revise cbmem_top by CC Ma · 9 years ago
  47. 767b45f mediatek/mt8173: move rtc_boot() to romstage by Yidi Lin · 9 years ago
  48. f764d14 mediatek/mt8173: Add usb phy driver by Chunfeng Yun · 9 years ago
  49. cc248bc mediatek/mt8173: pll: Add API for enabling USB 3.0 phy reference clock by Chunfeng Yun · 9 years ago
  50. 64a6b92 mediatek/mt8173: configure audio by Koro Chen · 9 years ago
  51. 5d7c38f mediatek/mt8173: add APLL clock setting by Koro Chen · 9 years ago
  52. 0c22084 mediatek/mt8173: Add mtcmos power-on control for audio and display by CC Ma · 9 years ago
  53. 11f4a29 mediatek/mt8173: Add RTC driver by Tianping Fang · 9 years ago
  54. 5a899e9 mediatek/mt8173: Add I2C driver by Liguo Zhang · 9 years ago
  55. 13eada65 mediatek/mt8173: Add MMU support by Jimmy Huang · 9 years ago
  56. 8e76f34 mediatek/mt8173: Add gen-bl-img.py for mt8173 bootblock code by Yidi Lin · 9 years ago
  57. 49cb61b mediatek/mt8173: Add support for verstage by Itamar · 9 years ago
  58. f585af3 mediatek/mt8173: add watchdog driver by Itamar · 9 years ago
  59. 1dda32b mediatek/mt8173: Add SPI support by Leilk Liu · 9 years ago
  60. 15184e0 soc/braswell: Add method for Wifi regulatory domain by Felix Durairaj · 9 years ago
  61. a69d2f4 intel/skylake: Fix klockwork violation by Naresh G Solanki · 8 years ago
  62. f9495ea intel/skylake: Thermal Design Power PL1 and PL2 Config Changes by pchandri · 9 years ago
  63. 6720394 intel/skylake: remove third paragraph of license header by Martin Roth · 8 years ago
  64. 576b7c7 broadwell: gpio.asl: Make GWAK method serialized by Duncan Laurie · 8 years ago
  65. 54093e4 Braswell: add code to support customization of I2C data hold time by Kane Chen · 9 years ago
  66. a1b3547 intel/skylake: Fix issues found by klockwork by Naresh G Solanki · 9 years ago
  67. f1eac38 intel/skylake: Adding provision to set voltages to the I2C ports by Naresh G Solanki · 9 years ago
  68. 5535cea intel/skylake: Disable SaGv in recovery mode by haridhar · 9 years ago
  69. d5fd2dd soc/braswell: Remove the unneccessary functions from pcie.c by Shaunak Saha · 9 years ago
  70. 1ed1659 intel/skylake: Add support for IV feedback loop capture blob by Sathya Prakash M R · 9 years ago
  71. c019cec intel/skylake: Change in UPD name from SkipMpInit to FspSkipMpInit by Barnali Sarkar · 9 years ago
  72. a7feb9f intel/skylake: Remove unused devicetree configuration variables by Duncan Laurie · 9 years ago
  73. df21440 intel/skylake: provide default VR configuration by Aaron Durbin · 9 years ago
  74. ddd9f1a intel/skylake: Add devicetree setting for DDR frequency limit UPD by Duncan Laurie · 9 years ago
  75. 63f8c0a intel/skylake: Add elog event for THERMTRIP by Duncan Laurie · 9 years ago
  76. fd277d8 header files: Fix guard name comments to match guard names by Martin Roth · 9 years ago
  77. 7846e34 intel/skylake: disable heci1 if psf is unlocked by Archana Patni · 9 years ago
  78. df13c31 intel/skylake: During RO mode after FSP reset CB lose original state by Subrata Banik · 9 years ago
  79. 5d6929b intel/skylake: Fix uninitialized variable warning by Martin Roth · 8 years ago
  80. 086730b intel/skylake: Add kconfig option to skip Native SD Controller by Subrata Banik · 9 years ago
  81. 2b1e8b3 intel/skylake: Add VrConfig UPD parameters from coreboot by Rizwan Qureshi · 9 years ago
  82. b6319c1 intel/skylake: Enable SkipMpInit token by Rizwan Qureshi · 9 years ago
  83. 19d9fe9 intel/skylake: Init variable so GCC knows it's set by Martin Roth · 9 years ago
  84. e64f794 intel/skylake: More UPD params are added for PCH policy in FSP by Rizwan Qureshi · 9 years ago
  85. b57772d intel/skylake: Update UPD parameters as per FSP 1.8.0 by Barnali Sarkar · 9 years ago
  86. fbc4609 intel/skylake: Add GPIO ACPI Apis. by Subrata Banik · 9 years ago
  87. ed8a723 intel/skylake: add nhlt support by Aaron Durbin · 9 years ago
  88. 1ff0f54 soc/braswell: Add CPUID for D0 stepping by Divya Sasidharan · 9 years ago
  89. 45a221d soc/braswell: Fix P-state table by Subrata Banik · 9 years ago
  90. baf00e6 intel/skylake/pcr.c: error out on invalid size in pcr read/write by Martin Roth · 8 years ago
  91. a20ac2f tree: drop last paragraph of GPL copyright header from new files by Martin Roth · 9 years ago
  92. 5559e89 intel/skylake: Remove check for Microcode loaded by ME by Martin Roth · 9 years ago
  93. b95a074 fsp_baytrail: Add additional PCI space above 4GB by Martin Roth · 9 years ago
  94. 481a19c intel/braswell: Disable IFD & ME by default so abuild can build by Martin Roth · 9 years ago
  95. 2ed0aa2 Correct some common spelling mistakes by Martin Roth · 9 years ago
  96. f812c44 intel/braswell: Build in both C0 and 'other' vbios by Martin Roth · 9 years ago
  97. 4f3d400 imgtec/pistachio: disable default RPU gate register values by Ionela Voinescu · 9 years ago
  98. 3218e79 imgtec/pistachio: memlayout: update GRAM size by Ionela Voinescu · 9 years ago
  99. 8835754 imgtec/pistachio: I2C: fix base address for I2C clock setup by Ionela Voinescu · 9 years ago
  100. 56e6459 imgtec/pistachio: identity map SOC registers region by Ionela Voinescu · 9 years ago