Gitiles
Code Review Sign In
review.coreboot.org / coreboot / df9cdcfc383ac38c2238fd6d640c9260028906f7 / src / soc / intel / common / block / cpu / car / cache_as_ram.S
  1. df9cdcf arch/x86/car.ld: Rename suffix _start/_end by Arthur Heymans · 4 years, 9 months ago
  2. 8adaffc soc/intel/common: Fix typo mistake in cache_as_ram.S by Subrata Banik · 5 years ago
  3. c4772b9 cpu/x86: Move checking for MTRR's as a proxy for proper CPU reset by Arthur Heymans · 5 years ago
  4. cd49cce coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) by Julius Werner · 5 years ago
  5. 419bfbc src: Move common IA-32 MSRs to <cpu/x86/msr.h> by Elyes HAOUAS · 6 years ago
  6. 05498a2 src/soc: Get rid of whitespace before tab by Elyes HAOUAS · 6 years ago
  7. 5268b76 src/soc: Fix various typos by Jonathan Neuschäfer · 7 years ago
  8. f329f0c intel/common: CAR setup CQOS by Naresh G Solanki · 7 years ago
  9. 028e18f arch/x86: update assembly to ensure 16-byte alignment into C by Aaron Durbin · 7 years ago
  10. 03e971c soc/intel/common/block: Add cache as ram init and teardown code by Subrata Banik · 7 years ago