Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
df4081e72cda341236350647f96b419e03b9edce
/
src
/
soc
/
intel
/
broadwell
/
xhci.c
df4081e
broadwell: Clear USB3.0 PORTSC status bits in sleep_prepare.
by Todd Broch
· 10 years ago
46d3ac1
broadwell: indent xhci code
by Patrick Georgi
· 9 years ago
aafdddf
broadwell: Disable XHCI compliance mode entry
by Duncan Laurie
· 10 years ago
4ee4bd5
broadwell: Change all SoC headers to <soc/headername.h> system
by Julius Werner
· 10 years ago
4613472
broadwell: Fix some errors in selftest
by Kane Chen
· 10 years ago
bde6d30
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
by Kevin Paul Herbert
· 10 years ago
c88c54c
broadwell: add new intel SOC
by Duncan Laurie
· 10 years ago